

### **FEATURES**

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{\rm CC} = 5 \, V, \, \bar{T}_{\rm A} = 25^{\circ} \rm C$
- High-Impedance State During Power Up and **Power Down**
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

SN54ABT541J OR W PACKAGE SN74ABT541BDB, DW, N, OR PW PACKAGE (TOP VIEW)										
OE1 [ A1 [ A2 [ A3 [ A4 [ A5 [		20 ] V <sub>cc</sub> 19 ] OE2 18 ] Y1 17 ] Y2 16 ] Y3 15 ] Y4								
A6 [ A7 [ A8 [ GND [	7 8 9 10	14 ] Y5 13 ] Y6 12 ] Y7 11 ] Y8								
	SN54ABT541FK PACKAGE (TOP VIEW) $\overrightarrow{V} \overrightarrow{V} \overrightarrow{O} \xrightarrow{3} \overrightarrow{O}$									
A3 3 4 A4 5 A5 6 A6 7	2 1 2	0 19 18 [ Y1 17 [ Y2 16 [ Y3 15 [ Y4								

A7 8 Y5

14

9 10 11 12 13 A8 GND Y8

Υ6 У6

# DESCRIPTION/ORDERING INFORMATION

The SN54ABT541 and SN74ABT541B octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

T <sub>A</sub>	P	ACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N Reel of 1000 SN74ABT541BN		SN74ABT541BN		
		Tube of 25	SN74ABT541BDW		
	SOIC – DW	Reel of 2000	SN74ABT541BDWR	ABT541B	
–40°C to 85°C	SSOP – DB	Reel of 2000	SN74ABT541BDBR	- AB541B	
	550P - DB	Reel of 2000	SN74ABT541BDBRG4	AD341D	
	TSSOP – PW	Reel of 1050	SN74ABT541BPW	AB541B	
	1330F - FW	Reel of 2000	SN74ABT541BPWR	AD341D	
	CDIP – J	Reel of 1000	SNJ54ABT541J	SNJ54ABT541J	
–55°C to 125°C	CFP – W	Reel of 510	SNJ54ABT541W	SNJ54ABT541W	
	LCCC – FK	Reel of 2200	SNJ54ABT541FK	SNJ54ABT541FK	

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC-IIB is a trademark of Texas Instruments.



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**


The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state.

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT541B is characterized for operation from -40°C to 85°C.


	INPUTS	OUTPUTS	
OE1	OE2	Α	Y
L	L	L	L
L	L	н	н
н	х	Х	Z
Х	Н	Х	Z

**FUNCTION TABLE** 



ANSI/IEEE Std 91-1984 IEC and Publication 617-12.

### LOGIC DIAGRAM (POSITIVE LOGIC)



### Absolute Maximum Ratings<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	7	V	
VI	Input voltage range <sup>(2)</sup>	-0.5	7	V		
Vo	Voltage range applied to any output in the high o	-0.5	5.5	V		
lo	Current into any output in the low state	SN54ABT541		96	0	
		SN74ABT541B		128	mA	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-18	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DB package		115		
		DW package		97	°C/M	
		N package		67	°C/W	
		PW package		128		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### **Recommended Operating Conditions**<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

		SN54ABT5	SN54ABT541		41B	UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate			200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### SN54ABT541, SN74ABT541B **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006

#### ŧ, TEXAS INSTRUMENTS www.ti.com

### **Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS			T <sub>A</sub> = 25°C			BT51	SN74ABT541B			
PARAMETER	TEST CONDI	TIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
	$V_{\rm CC} = 5  \rm V,$	I <sub>OH</sub> = -3 mA	3			3		3		V	
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -24 mA	2			2				v	
		I <sub>OH</sub> = -32 mA	2 <sup>(2)</sup>					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.55		0.55			10/	
		I <sub>OL</sub> = 64 mA			0.55 <sup>(2)</sup>				0.55	VV	
V <sub>hys</sub>				100						mV	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
I <sub>OZPU</sub>	$V_{\rm CC} = 0$ to 2.1 V, $V_{\rm O} = 0.5$	V to 2.7 V, $\overline{OE} = X$			±50 <sup>(3)</sup>		±50 <sup>(3)</sup>		±50	μΑ	
I <sub>OZPD</sub>	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$				±50 <sup>(3)</sup>		±50 <sup>(3)</sup>		±50	μΑ	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μΑ	
I <sub>off</sub>	$V_{CC} = 0 V,$	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μΑ	
I <sub>CEX</sub>	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V},$	Outputs high			50				50	μΑ	
I <sub>O</sub>	$V_{\rm CC} = 5.5 V^{(4)},$	V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V,	Outputs high		5	250		250		250	μΑ	
	$I_O = 0 V,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		22	30		30		30	mA	
		Outputs disabled		1	250		250		250	μA	
$\Delta I_{CC}$	V <sub>CC</sub> = 5.5 V,	Outputs enabled			1.5		1.5		1.5	mA	
	One input at 3.4 V, Other inputs at V <sub>CC</sub> or	Outputs disabled			50		50		50	μΑ	
	GND <sup>(5)</sup>	Control Inputs			1.5		1.2		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
Co	V <sub>O</sub> = 2.5 V or 0.5 V			6						pF	

All typical values are at V<sub>CC</sub> = 5 V.
On products compliant to MIL-PRF-38535, this parameter does not apply.
On products compliant to MIL-PRF-38535, this parameter is not production tested.
Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

### Switching Characteristics, SN54ABT541

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	VCC = 5 V, TA = 25°C						
	(INPUT)		MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub>	۸	V	1	2.6	4.1	1	4.6	20	
t <sub>PHL</sub>	A	ř	1	2.9	4.2	1	4.7	ns	
t <sub>PZH</sub>	OE	Υ	1.1	3.1	4.8	1.1	5.4	- ns	
t <sub>PZL</sub>	UE		2.1	4.4	5.9	2.1	7		
t <sub>PHZ</sub>	OE	Y	2.1	5.1	6.6	2.1	7.5	ns	
t <sub>PLZ</sub>	UE		1.7	4.7	6.2	1.7	6.7		

### Switching Characteristics, SN74ABT541B

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	IETER FROM TO		VCC = 5 V, TA = 25°C					UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	А	V	1	2	3.2	1	3.9	20
t <sub>PHL</sub>	A	T	1	2.6	3.5	1	3.9	ns
t <sub>PZH</sub>	OE	V	2	3.5	4.5	2	4	20
t <sub>PZL</sub>	ÛE	Y	1.9	4	5.1	1.9	5.9	ns
t <sub>PHZ</sub>	ŌĒ	Y	2.2	4.4	5.4	2.2	5.8	20
t <sub>PLZ</sub>	UE	ĭ	1.5	3	4	1.5	4.4	ns
t <sub>sk(o)</sub> <sup>(1)</sup>					0.5		0.5	ns


(1) Skew between any two outputs of the same package switching in the same direction.

### SN54ABT541, SN74ABT541B OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093L-DECEMBER 1993-REVISED DECEMBER 2006



#### PARAMETER MEASURMENT INFORMATION



- NOTES: A. C, includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>o</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>r</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms

TEXAS RUMENTS www.ti.com

30-Oct-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9471801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9471801QRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9471801QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74ABT541BDBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ABT541BDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BDWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT541BNE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT541BNSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BNSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BPWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BPWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74ABT541BPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT541BPWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT541FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ABT541J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ABT541W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.



**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




26-Apr-2007



Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao = Dimension designed to accommodate the component width.									
Bo = Dimension designed to accommodate the component length.									
Ko = Dimension designed to accommodate the component thickness.									
W = Overall width of the carrier tape.									
P = Pitch between successive cavity centers.									




TAPE AND REEL INFORMATION

## PACKAGE MATERIALS INFORMATION



26-Apr-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT541BDBR	DB	20	MLA	330	16	8.2	7.5	2.5	12	16	Q1
SN74ABT541BDWR	DW	20	MLA	330	24	10.8	13.0	2.7	12	24	Q1
SN74ABT541BNSR	NS	20	MLA	330	24	8.2	13.0	2.5	12	24	Q1
SN74ABT541BPWR	PW	20	MLA	330	16	6.95	7.1	1.6	8	16	Q1




### TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74ABT541BDBR	DB	20	MLA	333.2	333.2	28.58
SN74ABT541BDWR	DW	20	MLA	333.2	333.2	31.75
SN74ABT541BNSR	NS	20	MLA	333.2	333.2	31.75
SN74ABT541BPWR	PW	20	MLA	333.2	333.2	28.58



### PACKAGE MATERIALS INFORMATION

26-Apr-2007



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated