



1GB – 2x64Mx72 DDR SDRAM REGISTERED, w/PLL

FEATURES

- 200-pin SO-DIMM, dual in-line memory module
- Fast data transfer rates: PC2100 and PC2700
- Utilizes 266 and 333 Mb/s DDR SDRAM components
- $V_{CC} = V_{CCQ} = 2.5V \pm 0.2V$
- Bidirectional data strobe (DQS) option
- Differential clock inputs (CK and CK#)
- DLL to align DQ and DQS transitions with CK
- Programmable burst: length (2, 4, 8)
- Programmable READ# latency (CL): 2 and 2.5 (clock)
- Serial Presence Detect (SPD) with EEPROM
- Auto and self refresh: 64ms/ 8,192 cycle refresh
- Gold edge contacts
- Dual Rank
- Package option
 - 200 Pin SO-DIMM
 - PCB – 31.75mm (1.25") Max

DESCRIPTION

The WV3EG264M72ESFR is a 2x64Mx72 Double Data Rate DDR SDRAM high density module. This memory module consists of eighteen 64Mx8 bit with 4 banks DDR Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-DIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES

	DDR333@CL = 2.5	DDR266@CL = 2	DDR266@CL = 2.5
Clock Speed	166MHz	133MHz	133MHz
CL-t _{RCD} -t _{RP}	2.5-3-3	2-2-2	2.5-3-3

**PIN CONFIGURATION**


Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	V _{REF}	51	V _S	101	A ₉	151	DQ42
2	V _{REF}	52	V _S	102	A ₈	152	DQ46
3	V _S	53	DQ19	103	V _S	153	DQ43
4	V _S	54	DQ23	104	V _S	154	DQ47
5	DQ0	55	DQ24	105	A ₇	155	V _C
6	DQ4	56	DQ28	106	A ₆	156	V _C
7	DQ1	57	V _C	107	A ₅	157	V _C
8	DQ5	58	V _C	108	A ₄	158	NC
9	V _C	59	DQ25	109	A ₃	159	V _S
10	V _C	60	DQ29	110	A ₂	160	NC
11	DQS0	61	DQS3	111	A ₁	161	V _S
12	DM0	62	DM3	112	A ₀	162	V _S
13	DQ2	63	V _S	113	V _C	163	DQ48
14	DQ6	64	V _S	114	V _C	164	DQ52
15	V _S	65	DQ26	115	A10/AP	165	DQ49
16	V _S	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	V _C
18	DQ7	68	DQ31	118	RAS#	168	V _C
19	DQ8	69	V _C	119	WE#	169	DQS6
20	DQ12	70	V _C	120	CAS#	170	DM6
21	V _C	71	CB0	121	CS0#	171	DQ50
22	V _C	72	CB4	122	CS1#	172	DQ54
23	DQ9	73	CB1	123	NC	173	V _S
24	DQ13	74	CB5	124	NC	174	V _S
25	DQS1	75	V _S	125	V _S	175	DQ51
26	DM1	76	V _S	126	V _S	176	DQ55
27	V _S	77	DQS8	127	DQ32	177	DQ56
28	V _S	78	DM8	128	DQ36	178	DQ60
29	DQ10	79	CB2	129	DQ33	179	V _C
30	DQ14	80	CB6	130	DQ37	180	V _C
31	DQ11	81	V _C	131	V _C	181	DQ57
32	DQ15	82	V _C	132	V _C	182	DQ61
33	V _C	83	CB3	133	DQS4	183	DQS7
34	V _C	84	CB7	134	DM4	184	DM7
35	CK0	85	NC	135	DQ34	185	V _S
36	V _C	86	RESET#	136	DQ38	186	V _S
37	CK0#	87	V _S	137	V _S	187	DQ58
38	V _S	88	V _S	138	V _S	188	DQ62
39	V _S	89	NC	139	DQ35	189	DQ59
40	V _S	90	V _S	140	DQ39	190	DQ63
41	DQ16	91	NC	141	DQ40	191	V _C
42	DQ20	92	V _C	142	DQ44	192	V _C
43	DQ17	93	V _C	143	V _C	193	SDA
44	DQ21	94	V _C	144	V _C	194	SA0
45	V _C	95	CKE1	145	DQ41	195	SCL
46	V _C	96	CKE0	146	DQ45	196	SA1
47	DQS2	97	NC	147	DQS5	197	V _{CCSPD}
48	DM2	98	NC	148	DM5	198	SA2
49	DQ18	99	A12	149	V _S	199	NC
50	DQ22	100	A11	150	V _S	200	NC

PIN NAMES

Pin Name	Function
A0-A12	Address Inputs
BA0, BA1	SDRAM Bank Address
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
DQS0-DQS8	Data strobes
CK0,CK0#	Clock inputs, positive/negative
CKE0, CKE1	Clock enable input
CS0#, CS1#	Chip select input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
V _C	Core Power
V _{CCQ}	I/O Power
V _S	Ground
SA0-SA2	EEPROM address
SDA	Serial Data Input/Output
V _{REF}	Input/Output Reference
DM0-DM8	Data-in mask
V _{CCSPD}	Serial EEPROM power supply
SCL	Serial Presence Detect(SPD) Clock Input
RESET#	Reset enable
NC	Spare pins, No connect



FUNCTIONAL BLOCK DIAGRAM



NOTE: All resistor values are 22 ohms unless otherwise specified.



DC OPERATING CONDITIONS

0°C TA 70°C

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage (for device with a nominal Vcc of 2.5V)	Vcc	2.3	2.7		
I/O Supply voltage	Vccq	2.3	2.7	V	
I/O Reference voltage	Vref	0.49*Vccq	0.51*Vccq	V	1
I/O Termination voltage (system)	Vtt	Vref-0.04	Vref+0.04	V	2
Input logic high voltage	ViH(DC)	Vref+0.15	Vccq+0.3	V	4
Input logic low voltage	ViL(DC)	-0.3	Vref-0.15	V	4
Input Voltage Level, CK and CK# inputs	Vin(DC)	-0.3	Vccq+0.3	V	
Input Differential Voltage, CK and CK# inputs	Vid(DC)	0.3	Vccq+0.6	V	3
Input leakage current	Il	-2	2	uA	
Output leakage current	IoZ	-5	5	uA	
Output High Current(Normal strength driver); Vout = Vtt + 0.84V	IoH	-16.8		mA	
Output High Current(Normal strength driver); Vout = Vtt - 0.84V	IoL	16.8		mA	
Output High Current(Half strength driver); Vout = Vtt + 0.45V	IoH	-9		mA	
Output High Current(Half strength driver); Vout = Vtt - 0.45V	IoL	9		mA	

Notes:

- Includes $\pm 25\text{mV}$ margin for DC offset on Vref, and a combined total of $\pm 50\text{mV}$ margin for all AC noise and DC offset on Vref, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on Vref and internal DRAM noise coupled to Vref, both of which may result in Vref noise. Vref should be de-coupled with an inductance of $\leq 3\text{nH}$.
- Vtt is not applied directly to the device. Vtt is a system supply for signal termination resistors, is expected to be set equal to Vref, and must track variations in the DC level of Vref.
- Vid is the magnitude of the difference between the input level on CK and the input level on CK#.
- These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relative to a Vref envelop that has been bandwidth limited to 200MHz.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.5 ~ 3.3	V
Voltage on Vcc & Vccq pin relative to Vss	Vcc, Vccq	-1.0 ~ 3.6	V
Storage Temperature	Tstg	-55 ~ +150	°C
Operating Temperature	Ta	0 ~ +70	°C
Power dissipation – 1GB single mezzanine memory	Pd	18	W
Short circuit current	Ios	50	mA

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

CAPACITANCE

Vcc 2.5V, Vccq = 2.5V $\pm 0.2\text{V}$, Ta = 25°C, f = 1MHz

Parameter	Symbol	Min	Max	Units
Input capacitance (A0 ~ A12, BA0 ~ BA1, RAS#, CAS#, WE#)	Cin1	9	11	pF
Input capacitance (CKE0, CKE1)	Cin2	9	11	pF
Input capacitance (CS0#, CS1#)	Cin3	9	11	pF
Input capacitance (CLK0, CLK0#)	Cin4	11	12	pF
Input capacitance (DM0 ~ DM8)	Cin5	10	11	pF
Data & DQS input/output capacitance (DQ0~DQ63)	Cout1	10	11	pF
Data input/output capacitance (CB0 ~ CB7)	Cout2	10	11	pF

**DDR IDD SPECIFICATIONS AND CONDITIONS** $0^\circ\text{C} \leq T_{\text{CASE}} < +70^\circ\text{C}$; $V_{\text{CCQ}} = +2.5\text{V} \pm 0.2\text{V}$, $V_{\text{CC}} = +2.5\text{V} \pm 0.2\text{V}$

Symbol	Conditions	335	262	265	Unit
IDD0	Operating current - One bank Active-Precharge; $t_{\text{RC}} = t_{\text{RC}}(\text{min})$; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1,215	1,215	1,080	mA
IDD1	Operating current - One bank operation; One bank open, $\text{BL} = 4$, Reads - Refer to the following page for detailed test condition	1,485	1,485	1,350	mA
IDD2P	Percharge power-down standby current; All banks idle; power - down mode; $\text{CKE} = < V_{\text{IL}}(\text{max})$; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM	90	90	90	mA
IDD2F	Precharge Floating standby current; $\text{CS\#} >= V_{\text{IH}}(\text{min})$; All banks idle; $\text{CKE} >= V_{\text{IH}}(\text{min})$; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B; Address and other control inputs changing once per clock cycle; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM	810	810	720	mA
IDD3P	Active power - down standby current; one bank active; power-down mode; $\text{CKE} = < V_{\text{IL}}(\text{max})$; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM	630	630	540	mA
IDD3N	Active standby current; $\text{CS\#} >= V_{\text{IH}}(\text{min})$; $\text{CKE} >= V_{\text{IH}}(\text{min})$; one bank active; active - precharge; $t_{\text{RC}} = t_{\text{RASMAX}}$; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	900	900	810	mA
IDD4R	Operating current - burst read; Burst length = 2; reads; contiguous burst; One bank active; address and control inputs changing once per clock cycle; $\text{CL} = 2$ at $t_{\text{CK}} = 100\text{MHz}$ for DDR200, $\text{CL} = 2$ at $t_{\text{CK}} = 133\text{MHz}$ for DDR266A, $\text{CL} = 2.5$ at $t_{\text{CK}} = 133\text{MHz}$ for DDR266B ; 50% of data changing at every burst; $I_{\text{OUT}} = 0\text{ mA}$	1,530	1,530	1,350	mA
IDD4W	Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; $\text{CL} = 2$ at $t_{\text{CK}} = 100\text{MHz}$ for DDR200, $\text{CL} = 2$ at $t_{\text{CK}} = 133\text{MHz}$ for DDR266A, $\text{CL} = 2.5$ at $t_{\text{CK}} = 133\text{MHz}$ for DDR266B ; DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	1,440	1,440	1,260	mA
IDD5	Auto refresh current; $t_{\text{RC}} = t_{\text{RFC}}(\text{min}) - 8*t_{\text{CK}}$ for DDR200 at 100MHz , $10*t_{\text{CK}}$ for DDR266A & DDR266B at 133MHz ; distributed refresh	5,220	5,220	5,040	mA
IDD6	Self refresh current; $\text{CKE} = < 0.2\text{V}$; External clock should be on; $t_{\text{CK}} = 100\text{MHz}$ for DDR200, 133MHz for DDR266A & DDR266B	90	90	90	mA
IDD7A	Operating current - Four bank operation; Four bank interleaving with $\text{BL} = 4$ -Refer to the following page for detailed test condition	3,690	3,645	3,195	mA

Typical case: $V_{\text{CC}} = 2.5\text{V}$, $T = 25^\circ\text{C}$ Worst case: $V_{\text{CC}} = 2.7\text{V}$, $T = 10^\circ\text{C}$

Note: IDD specifications are based on Micron components. Other DRAM manufacturers specificaitons may be different.

**AC TIMING PARAMETERS** $0^\circ\text{C} \leq T_{\text{CASE}} < +70^\circ\text{C}$; $V_{\text{CCQ}} = +2.5\text{V} \pm 0.2\text{V}$, $V_{\text{CC}} = +2.5\text{V} \pm 0.2\text{V}$

Parameter	Symbol	335		262		265		Unit
		Min	Max	Min	Max	Min	Max	
Row cycle time	t_{RC}	60		65		65		ns
Refresh row cycle time	t_{RFC}	72		75		75		ns
Row active time	t_{RAS}	42	70K	45	120K	45	120K	ns
RAS# to CAS# delay	t_{RCRD}	18		20		20		ns
Row precharge time	t_{RP}	18		20		20		ns
Row active to Row active	t_{RRD}	12		15		15		ns
Write recovery time	t_{WR}	15		15		15		ns
Last data in to Read command	t_{WTR}	1		1		1		tck
Col. address to Col. address	t_{CCD}	1		1		1		tck
Clock cycle time	CL=2.0	7.5	12	7.5	12	10	12	ns
	CL=2.5	6	12	7.5	12	7.5	12	ns
Clock high level width	t_{CH}	0.45	0.55	0.45	0.55	0.45	0.55	tck
Clock low level width	t_{CL}	0.45	0.55	0.45	0.55	0.45	0.55	tck
DQS-out access time from	t_{DQSCK}	-0.6	+0.6	-0.75	+0.75	-0.75	+0.75	ns
Output data access time	t_{AC}	-0.7	+0.7	-0.75	+0.75	-0.75	+0.75	ns
Data strobe edge to output	t_{DQSQ}	—	0.4	—	0.5	—	0.5	ns
Read Preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	tck
Read Postamble	t_{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	tck
CK to valid DQS-in	t_{DQSS}	0.75	1.25	0.75	1.25	0.75	1.25	tck
DQS-in setup time	t_{WPRE}	0		0		0		ns
DQS-in hold time	t_{WPRE}	0.25		0.25		0.25		tck
DQS falling edge to CK rise	t_{DSS}	0.2		0.2		0.2		tck
DQS falling edge from CK	t_{DSH}	0.2		0.2		0.2		tck
DQS-in high level width	t_{DQSH}	0.35		0.35		0.35		tck
DQS-in low level width	t_{DQSL}	0.35		0.35		0.35		tck
DQS-in cycle time	t_{DSC}	0.9	1.1	0.9	1.1	0.9	1.1	tck
Address and Control Input	t_{IS}	0.75		0.9		0.9		ns
Address and Control Input	t_{IH}	0.75		0.9		0.9		ns
Address and Control Input	t_{IS}	0.8		1.0		1.0		ns
Address and Control Input	t_{IH}	0.8		1.0		1.0		ns
Data-out high impedance time from CK/CK#	t_{HZ}		+0.7		+0.75		+0.75	ns
Data-out low impedance time from CK/CK#	t_{LZ}	-0.7	+0.7	-0.75	+0.75	-0.75	+0.75	ns
Input Slew Rate (for input)	$t_{\text{SL(I)}}$	0.5		0.5		0.5		V/ns
Input Slew Rate (for I/O pins)	$t_{\text{SL(IO)}}$	0.5		0.5		0.5		V/ns
Output Slew Rate (x4,x8)	$t_{\text{SL(O)}}$	1.0	4.5	1.0	4.5	1.0	4.5	V/ns
Output Slew Rate Matching	t_{SLMR}	0.67	1.5	0.67	1.5	0.67	1.5	

Note: AC specifications are based on Micron components. Other DRAM manufacturers specifications may be different.

**AC TIMING PARAMETERS** $0^\circ\text{C} \leq T_{\text{CASE}} < +70^\circ\text{C}; V_{\text{CCQ}} = +2.5\text{V} \pm 0.2\text{V}, V_{\text{CC}} = +2.5\text{V} \pm 0.2\text{V}$

Parameter	Symbol	335		262		265		Unit
		Min	Max	Min	Max	Min	Max	
Mode register set cycle time	t _{MRD}	12		15		15		ns
DQ & DM setup time to DQS	t _{DS}	0.45		0.5		0.5		ns
DQ & DM hold time to DQS	t _{DH}	0.45		0.5		0.5		ns
Control & Address input	t _{IPW}	2.2		2.2		2.2		ns
DQ & DM input pulse width	t _{DIPW}	1.75		1.75		1.75		ns
Power down exit time	t _{PDEX}	6		7.5		7.5		ns
Exit self refresh to non-Read	t _{XSNR}	75		75		75		ns
Exit self refresh to read command	t _{XSRD}	200		200		200		tCK
Refresh interval time	t _{REFI}		7.8		7.8		7.8	us
Output DQS valid window	t _{QH}	t _{HP} -t _{QHS}	—	t _{HP} -t _{QHS}	—	t _{HP} -t _{QHS}	—	ns
Clock half period	t _{HP}	t _{CLmin} or t _{CHmin}	—	t _{CLmin} or t _{CHmin}	—	t _{CLmin} or t _{CHmin}	—	ns
Data hold skew factor	t _{QHS}		0.5		0.75		0.75	ns
DQS write postamble time	t _{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	tCK
Active to Read with Auto precharge command	t _{RAP}	15		15		20		
Autoprecharge write recovery + Precharge time	t _{DAL}	(t _{WR/tck}) + (t _{RP/tck})		(t _{WR/tck}) + (t _{RP/tck})		(t _{WR/tck}) + (t _{RP/tck})		tCK

Note: AC specifications are based on Micron components. Other DRAM manufacturers specificaitons may be different.

SERIAL PRESENT DETECT INFORMATION

Byte #	Function described	Function Supported			Hex value		
		265	262	335	265	262	335
0	Defines # of Bytes written into serial memory at module manufacturer	128bytes			80h		
1	Total # of Bytes of SPD memory device	256bytes (2K-bit)			08h		
2	Fundamental memory type	SDRAM DDR			07h		
3	# of row address on this assembly	13			0Dh		
4	# of column address on this assembly	11			0Bh		
5	# of module Rows on this assembly	2 Row			02h		
6	Data width of this assembly	64 bits			48h		
7	Data width of this assembly	—			00h		
8	VDDQ and interface standard of this assembly	SSTL 2.5V			04h		
9	DDR SDRAM cycle time at CAS Latency =2.5	7.5ns	7ns	6ns	75h	70h	60h
10	DDR SDRAM Access time from clock at CL=2.5	±0.75	±0.75	±0.7	75h	75h	70h
11	DIMM configuration type(Non-parity, Parity, ECC)	ECC			02h		
12	Refresh rate & type	7.8us & Self refresh			82h		

**SERIAL PRESENT DETECT INFORMATION (cont'd)**


Byte #	Function described	Function Supported			Hex value		
		265	262	335	265	262	335
13	Primary DDR SDRAM width	x8			08h		
14	Error checking DDR SDRAM data width	x8			08h		
15	Minimum clock delay for back-to-back random column address	tCCD = 1CLK			01h		
16	DDR SDRAM device attributes: Burst lengths supported	2,4,8			0Eh		
17	DDR SDRAM device attributes: # of banks on each DDR SDRAM	4 banks			04h		
18	DDR SDRAM device attributes: CAS Latency supported	2,2,5			0Ch		
19	DDR SDRAM device attributes: CS Latency	0CLK			01h		
20	DDR SDRAM device attributes: WE Latency	1CLK			02h		
21	DDR SDRAM module attributes	Registered address & control inputs and On-card DLL			26h		
22	DDR SDRAM device attributes: General	+/-0.2V voltage tolerance			C0h		
23	DDR SDRAM cycle time at CL =2	10ns	7.5ns	7.5ns	A0h	75h	75h
24	DDR SDRAM Access time from clock at CL =2	±0.75	±0.75	±0.7	75h	75h	70h
25	DDR SDRAM cycle time at CL =1.5	—	—	—	00h		
26	DDR SDRAM Access time from clock at CL =1.5	—	—	—	00h		
27	Minimum row precharge time (=tRP)	20ns	20ns	18ns	50h	50h	48h
28	Minimum row activate to row active delay (=tRRD)	15ns	15ns	12ns	3Ch	3Ch	30h
29	Minimum RAS to CAS delay (=tRCD)	20ns	20ns	18ns	50h	50h	48h
30	Minimum active to precharge time (=tRAS)	45ns	45ns	42ns	2Dh	2Dh	2Ah
31	Module ROW density	512MB			80h		
32	Command and address signal input setup time	0.9ns	0.9ns	0.8ns	A0h	A0h	80h
33	Command and address signal input hold time	0.9ns	0.9ns	0.8ns	A0h	A0h	80h
34	Data signal input setup time	0.5ns	0.5ns	0.45ns	50h	50h	45h
35	Data signal input hold time	0.5ns	0.5ns	0.45ns	50h	50h	45h
36-40	Superset information (may be used in future)	—			00h		
41	DDR SDRAM Minimum Active to Active/Auto Refresh Time (trc)	65ns	65ns	60ns	41h	41h	3Ch
42	DDR SDRAM Minimim Auto-Refresh to Active/Auto-Refresh Command Period (trFC)	75ns	75ns	72ns	4Bh	4Bh	48h
43	DDR SDRAM Maximum Device Cycle Time (tck max)	13ns	13ns	12ns	34h	34h	30h
44	DDR SDRAM DQS-DQ Skew for DQS and associated DQ signals (tbQSQmax)	0.50ns	0.50ns	0.45ns	50h	50h	45h
45	DDR SDRAM Read Data Hold Skew Factor (tQHS)	0.75ns	0.75ns	0.50ns	75h	75h	50h
46	Reserved	00	00	00	00h	00h	00h
47	DIMM Height	Standard/Low profile			01h		
48-61	Superset information (may be used in future)	—			00h		
62	SPD data revision code	Initial release			10h		
63	Checksum for Bytes 0 ~ 62	—			69h	39h	6Fh
64 - 127	Manufacturer INFO	—			00h		

**ORDERING INFORMATION FOR D4**


Part Number	Speed	CAS Latency	t _{RCD}	t _{RP}	Height*
WV3EG264M72ESFR335D4-x	166MHz/333Mb/s	2.5	3	3	31.75mm (1.25")
WV3EG264M72ESFR262D4-x	133MHz/266Mb/s	2	2	2	31.75mm (1.25")
WV3EG264M72ESFR265D4-x	133MHz/266Mb/s	2.5	3	3	31.75mm (1.25")

NOTES:

- Consult Factory for availability of RoHS compliant products. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options.
(M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

PACKAGE DIMENSIONS FOR D4

* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)
Tolerances: 0.15 (0.006) unless otherwise specified

**PART NUMBERING GUIDE**

**Document Title**

1GB – 2x64Mx72 DDR SDRAM REGISTERED, w/PLL

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	August 2005	Advanced