MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply Voltage Range: 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 220 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.5 μA
 - Off Mode (RAM Retention): 0.1 μA
- Five Power-Saving Modes
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies
 - Internal Very-Low-Power Low-Frequency (LF) Oscillator
 - 32-kHz Crystal (1)
 - External Digital Clock Source
- One 16-Bit Timer_A With Three Capture/Compare Registers
- Up to 16 Touch-Sense Enabled I/O Pins
- Universal Serial Interface (USI) Supporting SPI and I2C (see Table 1)
- 10-Bit 200-ksps Analog-to-Digital (A/D)
 Converter With Internal Reference, Sample-and-Hold, and Autoscan (see Table 1)
- (1) Crystal oscillator cannot be operated beyond 105°C

- Brownout Detector
- Serial Onboard Programming,
 No External Programming Voltage Needed,
 Programmable Code Protection by Security
 Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members are Summarized in Table 1
- Package Options
 - TSSOP: 20 Pin
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- · One Assembly and Test Site
- · One Fabrication Site
- Available in Extended (–40°C to 125°C)
 Temperature Range (2)
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (2) Custom temperature ranges available

DESCRIPTION

The Texas Instruments MSP430TM family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 μs.

The MSP430G2332 series of microcontrollers are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, and up to 16 I/O touch sense enabled pins and built-in communication capability using the universal serial communication interface. The MSP430G2332 series have a 10-bit A/D converter. For configuration details, see Table 1. Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



Table 1. Available Options

| Device | EEM | Flash (kB) | RAM (B) | Timer_A | ADC10 Channel | USI | CLOCK | 1/0 | Package Type |
|-------------------|-----|---------------|------------|---------|------------------|-----|--------------|-----|--------------|
| MSP430G2332QPW2EP | 1 | 4 | 256 | 1x TA3 | 8 | 1 | LF, DCO, VLO | 16 | 20-TSSOP |

Table 2. ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE | ORDERABLE PART NUMBER | | ORDERABLE PART NUMBER | | TOP-SIDE MARKING | VID NUMBER |
|----------------|------------|-----------------------|---------------------|-----------------------|------------------|------------------|------------|
| -40°C to 125°C | TSSOP - PW | MSP430G2332QPW2REP | Tape and Reel, 2000 | Casasen | V62/12625-01XE | | |
| -40°C (0 125°C | 1330P - PW | MSP430G2332QPW2EP | Tube, 70 | G2332EP | V62/12625-01XE-T | | |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE PINOUTS


PW PACKAGE (TOP VIEW)





FUNCTIONAL BLOCK DIAGRAMS

Functional Block Diagram



NOTE: Port P2: Two pins are available on the 14-pin package option. Eight pins are available on the 20-pin package option.



TERMINAL FUNCTIONS

Table 3. Terminal Functions

| TERMINAL | | | | |
|------------------------|------|-----|---|--|
| | NO. | I/O | DESCRIPTION | |
| NAME | PW20 | | | |
| P1.0/ | | | General-purpose digital I/O pin | |
| TA0CLK/ | | | Timer0_A, clock signal TACLK input | |
| ACLK/ | 2 | I/O | ACLK signal output | |
| A0 | | | ADC10 analog input A0 | |
| P1.1/ | | | General-purpose digital I/O pin | |
| TA0.0/ | 3 | I/O | Timer0_A, capture: CCI0A input, compare: Out0 output | |
| A1 | | | ADC10 analog input A1 | |
| P1.2/ | | | General-purpose digital I/O pin | |
| TA0.1/ | 4 | I/O | Timer0_A, capture: CCI1A input, compare: Out1 output | |
| A2 | | | ADC10 analog input A2 | |
| P1.3/ | | | General-purpose digital I/O pin | |
| ADC10CLK/ | | | ADC10, conversion clock output | |
| A3/ | 5 | I/O | ADC10 analog input A3 | |
| VREF-/VEREF | | | ADC10 negative reference voltage | |
| P1.4/ | | | General-purpose digital I/O pin | |
| TA0.2/ | | | Timer0_A, capture: CCI2A input, compare: Out2 output | |
| SMCLK/ | | | SMCLK signal output | |
| A4/ | 6 | I/O | ADC10 analog input A4 | |
| VREF+/VEREF+/ | | | ADC10 positive reference voltage | |
| TCK | | | JTAG test clock, input terminal for device programming and test | |
| P1.5/ | | | General-purpose digital I/O pin | |
| TA0.0/ | | | Timer0_A, compare: Out0 output | |
| A5/ | 7 | I/O | ADC10 analog input A5 | |
| SCLK/ | | | USI: clk input in I2C mode; clk in/output in SPI mode | |
| TMS | | | JTAG test mode select, input terminal for device programming and test | |
| P1.6/ | | | General-purpose digital I/O pin | |
| TA0.1/ | | | Timer0_A, compare: Out1 output | |
| A6/ | | | ADC10 analog input A6 | |
| SDO/ | 14 | I/O | USI: Data output in SPI mode | |
| SCL/ | | | USI: I2C clock in I2C mode | |
| TDI/ | | | JTAG test data input or test clock input during programming and test | |
| TCLK | | | | |
| P1.7/ | | | General-purpose digital I/O pin | |
| A7/ | | | ADC10 analog input A7 | |
| SDI/ | 15 | I/O | USI: Data input in SPI mode | |
| SDA/ | | | USI: I2C data in I2C mode | |
| TDO/TDI ⁽¹⁾ | | | JTAG test data output terminal or test data input during programming and test | |
| P2.0 | 8 | I/O | General-purpose digital I/O pin | |
| P2.1 | 9 | I/O | General-purpose digital I/O pin | |
| P2.2 | 10 | I/O | General-purpose digital I/O pin | |
| P2.3 | 11 | I/O | General-purpose digital I/O pin | |
| P2.4 | 12 | I/O | General-purpose digital I/O pin | |
| P2.5 | 13 | I/O | General-purpose digital I/O pin | |
| P2.5 | 13 | I/O | | |

⁽¹⁾ TDO or TDI is selected via JTAG instruction.



Table 3. Terminal Functions (continued)

| TERMINAL | | | | | |
|----------|------|-----|---|--|--|
| NAME | NO. | I/O | DESCRIPTION | | |
| NAME | PW20 | | | | |
| XIN/ | | | Input terminal of crystal oscillator | | |
| P2.6/ | 19 | I/O | General-purpose digital I/O pin | | |
| TA0.1 | | | Timer0_A, compare: Out1 output | | |
| XOUT/ | 40 | 1/0 | Output terminal of crystal oscillator ⁽²⁾ | | |
| P2.7 | 18 | I/O | General-purpose digital I/O pin | | |
| RST/ | | | Reset | | |
| NMI/ | 16 | 1 | Nonmaskable interrupt input | | |
| SBWTDIO/ | | | Spy-Bi-Wire test data input/output during programming and test | | |
| TEST/ | 47 | | Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. | | |
| SBWTCK | 17 | 1 | Spy-Bi-Wire test clock input during programming and test | | |
| DVCC | 1 | NA | Supply voltage | | |
| AVCC | NA | NA | Supply voltage | | |
| DVSS | 20 | NA | Ground reference | | |
| AVSS | NA | NA | Ground reference | | |
| NC | - | NA | Not connected | | |
| QFN Pad | - | NA | QFN package pad connection to VSS recommended. | | |

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



SHORT-FORM DESCRIPTION

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 4 shows examples of the three types of instruction formats; Table 5 shows the address modes.




Table 4. Instruction Word Formats

| FORMAT | EXAMPLE | OPERATION |
|-----------------------------------|-----------|---|
| Dual operands, source-destination | ADD R4,R5 | R4 + R5 → R5 |
| Single operands, destination only | CALL R8 | $PC \rightarrow (TOS), R8 \rightarrow PC$ |
| Relative jump, un/conditional | JNE | Jump-on-equal bit = 0 |

Table 5. Address Mode Descriptions⁽¹⁾

| ADDRESS MODE | S | D | SYNTAX | EXAMPLE | OPERATION |
|------------------------|---|----------|-----------------|------------------|--|
| Register | ✓ | ✓ | MOV Rs,Rd | MOV R10,R11 | R10 → R11 |
| Indexed | ✓ | ✓ | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | $M(2+R5) \rightarrow M(6+R6)$ |
| Symbolic (PC relative) | ✓ | ✓ | MOV EDE,TONI | | $M(EDE) \rightarrow M(TONI)$ |
| Absolute | ✓ | ✓ | MOV &MEM,&TCDAT | | $M(MEM) \rightarrow M(TCDAT)$ |
| Indirect | ✓ | | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | $M(R10) \rightarrow M(Tab+R6)$ |
| Indirect autoincrement | ✓ | | MOV @Rn+,Rm | MOV @R10+,R11 | $M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$ |
| Immediate | ✓ | | MOV #X,TONI | MOV #45,TONI | #45 → M(TONI) |

(1) S = source, D = destination



Operating Modes

The MSP430 devices have one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped

Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 6. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--|---|--|---------------------|-----------------|
| Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾ | PORIFG RSTIFG WDTIFG KEYV ⁽²⁾ | Reset | 0FFFEh | 31, highest |
| NMI Oscillator fault Flash memory access violation | NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾ | (non)-maskable (non)-maskable (non)-maskable | 0FFFCh | 30 |
| | | | 0FFFAh | 29 |
| | | | 0FFF8h | 28 |
| | | | 0FFF6h | 27 |
| Watchdog Timer+ | WDTIFG | maskable | 0FFF4h | 26 |
| Timer0_A3 | TACCR0 CCIFG ⁽⁴⁾ | maskable | 0FFF2h | 25 |
| Timer0_A3 | TACCR2 TACCR1 CCIFG. TAIFGTable 4 ⁽⁴⁾ | maskable | 0FFF0h | 24 |
| | | | 0FFEEh | 23 |
| | | | 0FFECh | 22 |
| ADC10 | ADC10IFG ⁽⁴⁾ | maskable | 0FFEAh | 21 |
| USI | USIIFG, USISTTIFG ⁽²⁾⁽⁴⁾ | maskable | 0FFE8h | 20 |
| I/O Port P2 (up to eight flags) | P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE6h | 19 |
| I/O Port P1 (up to eight flags) | P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE4h | 18 |
| | | | 0FFE2h | 17 |
| | | | 0FFE0h | 16 |
| See (5) | | | 0FFDEh to 0FFC0h | 15 to 0, lowest |

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Address

0



Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

7

rw-0,1: Bit can be read and written. It is reset or set by PUC.rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

Table 7. Interrupt Enable Register 1 and 2

2

| 00h | | | ACCVIE | NMIIE | | | OFIE | WDTIE | |
|---------|--|-----------------------------------|----------------|-------|---|---|------|-------|--|
| | | | rw-0 | rw-0 | | | rw-0 | rw-0 | |
| WDTIE | Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode. | | | | | | | | |
| OFIE | Oscillator | Oscillator fault interrupt enable | | | | | | | |
| NMIIE | (Non)mas | skable interrupt | enable | | | | | | |
| ACCVIE | Flash acc | cess violation int | terrupt enable | | | | | | |
| | | | | | | | | | |
| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 01h | | | | | | | | | |

Table 8. Interrupt Flag Register 1 and 2

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|--|--------|--------|--------|-------|--------|
| 02h | | | | NMIIFG | RSTIFG | PORIFG | OFIFG | WDTIFG |
| | | | | rw-0 | rw-(0) | rw-(1) | rw-1 | rw-(0) |
| WDTIFG | | | verflow (in watch or a reset condit | | | | | |

OFIFG Flag set on oscillator fault.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at \overline{RST} /NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| 03h | | | | | | | | |

Memory Organization

Table 9. Memory Organization

| | | MSP430G2332 | |
|------------------------|-----------|------------------|--|
| Memory | Size | 4kB | |
| Main: interrupt vector | Flash | 0xFFFF to 0xFFC0 | |
| Main: code memory | Flash | 0xFFFF to 0xF000 | |
| Information memory | Size | 256 Byte | |
| | Flash | 010FFh to 01000h | |
| RAM | Size | 256 B | |
| | | 0x02FF to 0x0200 | |
| Peripherals | 16-bit | 01FFh to 0100h | |
| | 8-bit | 0FFh to 010h | |
| | 8-bit SFR | 0Fh to 00h | |

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
 can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

Table 10. Tags Used by the ADC Calibration Tags

| NAME | ADDRESS | VALUE | DESCRIPTION |
|-------------|---------|-------|---|
| TAG_DCO_30 | 0x10F6 | 0x01 | DCO frequency calibration at V _{CC} = 3 V and T _A = 30°C at calibration |
| TAG_ADC10_1 | 0x10DA | 0x10 | ADC10_1 calibration tag |
| TAG_EMPTY | - | 0xFE | Identifier for empty memory areas |

Table 11. Labels Used by the ADC Calibration Tags

| LABEL | CONDITION AT CALIBRATION / DESCRIPTION | SIZE | ADDRESS OFFSET |
|-----------------------|--|------|----------------|
| CAL_ADC_25T85 | INCHx = 0x1010, REF2_5 = 1, T _A = 85°C | word | 0x0010 |
| CAL_ADC_25T30 | INCHx = 0x1010, REF2_5 = 1, T _A = 30°C | word | 0x000E |
| CAL_ADC_25VREF_FACTOR | REF2_5 = 1, T _A = 30°C, I _(VREF+) = 1 mA | word | 0x000C |
| CAL_ADC_15T85 | INCHx = 0x1010, REF2_5 = 0, T _A = 85°C | word | 0x000A |
| CAL_ADC_15T30 | INCHx = 0x1010, REF2_5 = 0, T _A = 30°C | word | 0x0008 |
| CAL_ADC_15VREF_FACTOR | REF2_5 = 0, $T_A = 30^{\circ}C$, $I_{(VREF+)} = 0.5$ mA | word | 0x0006 |
| CAL_ADC_OFFSET | External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz | word | 0x0004 |
| CAL_ADC_GAIN_FACTOR | External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz | word | 0x0002 |
| CAL_BC1_1MHz | - | byte | 0x0009 |
| CAL_DCO_1MHz | - | byte | 0x00008 |
| CAL_BC1_8MHz | - | byte | 0x0007 |
| CAL_DCO_8MHz | - | byte | 0x0006 |
| CAL_BC1_12MHz | - | byte | 0x0005 |
| CAL_DCO_12MHz | - | byte | 0x0004 |
| CAL_BC1_16MHz | - | byte | 0x0003 |
| CAL_DCO_16MHz | - | byte | 0x0002 |



SLAS885A - AUGUST 2012-REVISED OCTOBER 2012

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are two 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition(port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and port P2, if available.
- · Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.
- Each I/O has an individually programmable pin-oscillator enable bit to enable low-cost touch sensing.

WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer0 A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. Timer0_A3 Signal Connections(1)

| INPUT PIN NUMBER | DEVICE INPUT | MODULE INPUT | MODULE BLOCK | MODULE OUTPUT | OUTPUT PIN NUMBER |
|------------------|-----------------|-----------------|--------------|---------------|----------------------|
| PW20 | SIGNAL | NAME | | SIGNAL | PW20 |
| P1.0-2 | TACLK | TACLK | | | |
| | ACLK | ACLK | Timer | NA | |
| | SMCLK | SMCLK | rimer | | |
| PinOsc | | INCLK | | | |
| P1.1-3 | TA0.0 | CCI0A | | | P1.1-3 |
| | ACLK | CCI0B | CCR0 | TAO | P1.5-7 |
| | V_{SS} | GND | CCRU | TAU | |
| | V _{CC} | V _{CC} | | | |
| P1.2-4 | TA0.1 | CCI1A | | | P1.2-4 |
| | CAOUT | CCI1B | CCD4 | T A 4 | P1.6-14 |
| | V _{SS} | GND | CCR1 | TA1 | P2.6-19 |
| | V _{CC} | V _{CC} | | | |
| P1.4-6 | TA0.2 | CCI2A | | | P1.4-6 |
| PinOsc | TA0.2 | CCI2B | CCDO | TA 0 | |
| | V _{SS} | GND | CCR2 | TA2 | |
| | V _{CC} | V _{CC} | | | |

⁽¹⁾ Only one pin-oscillator must be enabled at a time.

USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

ADC₁₀

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

Peripheral File Map

Table 13. Peripherals With Word Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|-----------------|---------------------------------|------------------|--------|
| ADC10 | ADC data transfer start address | ADC10SA | 01BCh |
| | ADC memory | ADC10MEM | 01B4h |
| | ADC control register 1 | ADC10CTL1 | 01B2h |
| | ADC control register 0 | ADC10CTL0 | 01B0h |
| Timer0_A3 | Capture/compare register | TACCR2 | 0176h |
| | Capture/compare register | TACCR1 | 0174h |
| | Capture/compare register | TACCR0 | 0172h |
| | Timer_A register | TAR | 0170h |
| | Capture/compare control | TACCTL2 | 0166h |
| | Capture/compare control | TACCTL1 | 0164h |
| | Capture/compare control | TACCTL0 | 0162h |
| | Timer_A control | TACTL | 0160h |
| | Timer_A interrupt vector | TAIV | 012Eh |
| Flash Memory | Flash control 3 | FCTL3 | 012Ch |
| | Flash control 2 | FCTL2 | 012Ah |
| | Flash control 1 | FCTL1 | 0128h |
| Watchdog Timer+ | Watchdog/timer control | WDTCTL | 0120h |




Table 14. Peripherals With Byte Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|---------------------|--------------------------------------|------------------|--------|
| ADC10 | Analog enable 0 | ADC10AE0 | 04Ah |
| | ADC data transfer control register 1 | ADC10DTC1 | 049h |
| | ADC data transfer control register 0 | ADC10DTC0 | 048h |
| USI | USI control 0 | USICTL0 | 078h |
| | USI control 1 | USICTL1 | 079h |
| | USI clock control | USICKCTL | 07Ah |
| | USI bit counter | USICNT | 07Bh |
| | USI shift register | USISR | 07Ch |
| Basic Clock System+ | Basic clock system control 3 | BCSCTL3 | 053h |
| | Basic clock system control 2 | BCSCTL2 | 058h |
| | Basic clock system control 1 | BCSCTL1 | 057h |
| | DCO clock frequency control | DCOCTL | 056h |
| Port P2 | Port P2 selection 2 | P2SEL2 | 042h |
| | Port P2 resistor enable | P2REN | 02Fh |
| | Port P2 selection | P2SEL | 02Eh |
| | Port P2 interrupt enable | P2IE | 02Dh |
| | Port P2 interrupt edge select | P2IES | 02Ch |
| | Port P2 interrupt flag | P2IFG | 02Bh |
| | Port P2 direction | P2DIR | 02Ah |
| | Port P2 output | P2OUT | 029h |
| | Port P2 input | P2IN | 028h |
| Port P1 | Port P1 selection 2 | P1SEL2 | 041h |
| | Port P1 resistor enable | P1REN | 027h |
| | Port P1 selection | P1SEL | 026h |
| | Port P1 interrupt enable | P1IE | 025h |
| | Port P1 interrupt edge select | P1IES | 024h |
| | Port P1 interrupt flag | P1IFG | 023h |
| | Port P1 direction | P1DIR | 022h |
| | Port P1 output | P1OUT | 021h |
| | Port P1 input | P1IN | 020h |
| Special Function | SFR interrupt flag 2 | IFG2 | 003h |
| | SFR interrupt flag 1 | IFG1 | 002h |
| | SFR interrupt enable 2 | IE2 | 001h |
| | SFR interrupt enable 1 | IE1 | 000h |

Absolute Maximum Ratings⁽¹⁾

| Voltage applied at V _{CC} to V _{SS} | | -0.3 V to 4.1 V |
|--|-----------------------------------|-----------------|
| Voltage applied to any pin ⁽²⁾ | -0.3 V to V _{CC} + 0.3 V | |
| Diode current at any device pin | ±2 mA | |
| Ct t T (3) | Unprogrammed device | –55°C to 150°C |
| Storage temperature range, T _{stg} ⁽³⁾ | Programmed device | –55°C to 150°C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.



- A. See data sheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 110°C junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 1. Operating Life Derating Chart



THERMAL INFORMATION

| | | MSP430G2332-EP | |
|------------------|---|----------------|----------|
| | THERMAL METRIC ⁽¹⁾ | PW | UNITS |
| | | 20 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance ⁽²⁾ | 98.7 | |
| θ_{JCtop} | Junction-to-case (top) thermal resistance (3) | 26.8 | |
| θ_{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | 41.2 | °C // // |
| ΨЈТ | Junction-to-top characterization parameter ⁽⁵⁾ | 1.1 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter (6) | 40.5 | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance ⁽⁷⁾ | N/A | |


- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

18

Recommended Operating Conditions

| | | | MIN | NOM | MAX | UNIT |
|---|--------------------------------|--------------------------------|-----|-----|-----|------|
| V | Cumply voltage | During program execution | 1.8 | | 3.6 | V |
| vcc | Supply voltage | During flash programming/erase | 2.2 | | 3.6 | V |
| V _{SS} | Supply voltage | | | 0 | | V |
| T _A | Operating free-air temperature | | -40 | | 125 | °C |
| V _{CC} Supply voltage During flash programming/erase V _{SS} Supply voltage | | | dc | | 6 | |
| | dc | | 12 | MHz | | |
| | | | | | | |

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 2. Safe Operating Area



Electrical Characteristics


Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---|-------------------------------------|--|-----------------|-----|-----|-----|------|
| $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$ | 2.2 V | | 220 | | | | |
| I _{AM,1MHz} | Active mode (AM) current (1 MHz) | f _{ACLK} = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0 | 3 V | | 320 | 400 | μА |

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics – Active Mode Supply Current (Into V_{CC})








Figure 4. Active Mode Current vs DCO Frequency

Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

| P | ARAMETER | TEST CONDITIONS | T_A | v_{cc} | MIN | TYP | MAX | UNIT |
|-------------------------|---|--|-------|----------|-----|-----|-----|------|
| I _{LPM0,1MHz} | Low-power mode 0 (LPM0) current ⁽²⁾ | $ \begin{aligned} &f_{\text{MCLK}} = 0 \text{ MHz,} \\ &f_{\text{SMCLK}} = f_{\text{DCO}} = 1 \text{ MHz,} \\ &f_{\text{ACLK}} = 32768 \text{ Hz,} \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ,} \\ &\text{DCOCTL} = \text{CALDCO_1MHZ,} \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ &\text{OSCOFF} = 0 \end{aligned} $ | 25°C | 2.2 V | | 55 | | μΑ |
| I _{LPM2} | Low-power mode 2 (LPM2) current ⁽³⁾ | $\begin{split} f_{MCLK} &= f_{SMCLK} = 0 \text{ MHz}, \\ f_{DCO} &= 1 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ BCSCTL1 &= CALBC1_1MHZ, \\ DCOCTL &= CALDCO_1MHZ, \\ CPUOFF &= 1, SCG0 = 0, SCG1 = 1, \\ OSCOFF &= 0 \end{split}$ | 25°C | 2.2 V | | 22 | | μΑ |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ | 25°C | | | 0.7 | 1.5 | |
| I _{LPM3,LFXT1} | Low-power mode 3 (LPM3) current (3) | f _{ACLK} = 32768 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 | 125°C | 2.2 V | | | 24 | μΑ |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ | 25°C | | | 0.5 | 0.7 | |
| I _{LPM3,VLO} | Low-power mode 3 current, (LPM3) ⁽³⁾ | f _{ACLK} from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 | 125°C | 2.2 V | | 3 | 9.3 | μΑ |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ | 25°C | | | 0.1 | 0.5 | μA |
| I _{LPM4} | Low-power mode 4 (LPM4) current ⁽⁴⁾ | f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, | 85°C | 2.2 V | | 0.8 | 1.5 | |
| | (LFIVI4) CUITERICY | OSCOFF = 1, SCG0 = 1, SCG1 = 1, | 125°C | | | 3 | 8 | μA |

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) Current for brownout and WDT clocked by SMCLK included.
- (3) Current for brownout and WDT clocked by ACLK included.
- (4) Current for brownout included.

Typical Characteristics Low-Power Mode Supply Currents

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)








Figure 6. LPM4 Current vs Temperature



Schmitt-Trigger Inputs – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|----------------------|-----|----------------------|------|
| \/ | Desitive going input threehold valtage | | | 0.45 V _{CC} | | 0.75 V _{CC} | V |
| V _{IT+} | Positive-going input threshold voltage | | 3 V | 1.35 | | 2.25 | V |
| \/ | Negative-going input threshold voltage | | | 0.25 V _{CC} | | 0.55 V _{CC} | \/ |
| V _{IT} | | | 3 V | 0.75 | | 1.65 | V |
| V_{hys} | Input voltage hysteresis (V _{IT+} – V _{IT-}) | | 3 V | 0.3 | | 1 | V |
| R _{Pull} | Pullup/pulldown resistor | For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC} | 3 V | 20 | 35 | 50 | kΩ |
| C _I | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | pF |

Leakage Current - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN MAX | UNIT |
|------------|--|-------------------------------|-----------------|---------|------|
| 11.01 | $T_A = -40$ °C to 85°C | 2.1/ | ±50 | | |
| Ilkg(Px.x) | High-impedance leakage current ⁽¹⁾⁽²⁾ | $T_A = 125^{\circ}C^{(1)(2)}$ | 3 V | ±120 | nA |

Outputs - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|----------|---------------------------|-------------------------------------|-----------------|-----|---------------------|-----|------|
| V_{OH} | High-level output voltage | $I_{(OHmax)} = -6 \text{ mA}^{(1)}$ | 3 V | V | _{CC} – 0.3 | | ٧ |
| V_{OL} | Low-level output voltage | $I_{(OLmax)} = 6 \text{ mA}^{(1)}$ | 3 V | V | SS + 0.3 | | ٧ |

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|-----------------------------------|---|-----------------|-----|-----|-----|------|
| $f_{Px.y}$ | Port output frequency (with load) | Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2) | 3 V | | 12 | | MHz |
| f _{Port_CLK} | Clock output frequency | $Px.y, C_L = 20 pF^{(2)}$ | 3 V | | 16 | | MHz |

A resistive divider with two 0.5-k Ω resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the


The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup/pulldown resistor is disabled.


The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



Typical Characteristics - Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)









Figure 9.

TYPICAL HIGH-LEVEL OUTPUT CURRENT






Pin-Oscillator Frequency - Ports Px


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP | MAX | UNIT |
|--|-------------------------------------|---|-----------------|---------|-----|-------|
| 40 | Dort autout agaillation fraguency | P1.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 1400 | | kHz |
| fo _{P1.x} Port output oscillation frequency | | P1.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 900 | | KHZ |
| 4- | Dest control of calleting fragments | P2.0 to P2.5, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 2.1/ | 1800 | | 1.11_ |
| fo _{P2.x} Port output oscillation frequency | | P2.0 to P2.5, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 1000 | | kHz |
| fo _{P2.6/7} | Port output oscillation frequency | P2.6 and P2.7, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 700 | | kHz |

- A resistive divider with two 100-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage oscillates with a typical amplitude of 700 mV at the specified toggle frequency.

Typical Characteristics – Pin-Oscillator Frequency





POR/Brownout Reset (BOR)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------------|---|------------------------------|-----------------|-----|------------------------|------|------|
| V _{CC(start)} | See Figure 13 | dV _{CC} /dt ≤ 3 V/s | | 0.7 | × V _(B_IT-) | | > |
| $V_{(B_IT-)}$ | See Figure 13 through Figure 15 | dV _{CC} /dt ≤ 3 V/s | | | 1.40 | | V |
| V _{hys(B_IT-)} | See Figure 13 | dV _{CC} /dt ≤ 3 V/s | | | 140 | | mV |
| t _{d(BOR)} | See Figure 13 | | | | | 2000 | μs |
| t _(reset) | Pulse length needed at RST/NMI pin to accepted reset internally (2) | | 2.2 V | 2 | | | μs |

The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_IT-)}$ + $V_{hys(B_IT-)}$ is \leq 1.8 V. Minimum and maximum parameters are characterized up to T_A = 105°C, unless otherwise noted.






Figure 13. POR/Brownout Reset (BOR) vs Supply Voltage



Typical Characteristics - POR/Brownout Reset (BOR)




Figure 14. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 15. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----------------|------|------|------|-------|
| | | RSELx < 14 | | 1.8 | | 3.6 | V |
| V_{CC} | Supply voltage | RSELx = 14 | | 2.2 | | 3.6 | V |
| | | RSELx = 15 | | 3 | | 3.6 | V |
| f _{DCO(0,0)} | DCO frequency (0, 0) | RSELx = 0, $DCOx = 0$, $MODx = 0$ | 3 V | 0.06 | | 0.14 | MHz |
| f _{DCO(0,3)} | DCO frequency (0, 3) | RSELx = 0, $DCOx = 3$, $MODx = 0$ | 3 V | 0.07 | | 0.17 | MHz |
| f _{DCO(1,3)} | DCO frequency (1, 3) | RSELx = 1, DCOx = 3, MODx = 0 | 3 V | | 0.15 | | MHz |
| f _{DCO(2,3)} | DCO frequency (2, 3) | RSELx = 2, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.21 | | MHz |
| f _{DCO(3,3)} | DCO frequency (3, 3) | RSELx = 3, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.30 | | MHz |
| f _{DCO(4,3)} | DCO frequency (4, 3) | RSELx = 4, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.41 | | MHz |
| f _{DCO(5,3)} | DCO frequency (5, 3) | RSELx = 5, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.58 | | MHz |
| f _{DCO(6,3)} | DCO frequency (6, 3) | RSELx = 6, $DCOx = 3$, $MODx = 0$ | 3 V | 0.54 | | 1.06 | MHz |
| f _{DCO(7,3)} | DCO frequency (7, 3) | RSELx = 7, $DCOx = 3$, $MODx = 0$ | 3 V | 0.80 | | 1.50 | MHz |
| f _{DCO(8,3)} | DCO frequency (8, 3) | RSELx = 8, $DCOx = 3$, $MODx = 0$ | 3 V | | 1.6 | | MHz |
| f _{DCO(9,3)} | DCO frequency (9, 3) | RSELx = 9, $DCOx = 3$, $MODx = 0$ | 3 V | | 2.3 | | MHz |
| f _{DCO(10,3)} | DCO frequency (10, 3) | RSELx = 10, $DCOx = 3$, $MODx = 0$ | 3 V | | 3.4 | | MHz |
| f _{DCO(11,3)} | DCO frequency (11, 3) | RSELx = 11, $DCOx = 3$, $MODx = 0$ | 3 V | | 4.25 | | MHz |
| f _{DCO(12,3)} | DCO frequency (12, 3) | RSELx = 12, $DCOx = 3$, $MODx = 0$ | 3 V | 4.30 | | 7.30 | MHz |
| f _{DCO(13,3)} | DCO frequency (13, 3) | RSELx = 13, $DCOx = 3$, $MODx = 0$ | 3 V | 6.00 | | 9.60 | MHz |
| f _{DCO(14,3)} | DCO frequency (14, 3) | RSELx = 14, $DCOx = 3$, $MODx = 0$ | 3 V | 8.60 | | 13.9 | MHz |
| f _{DCO(15,3)} | DCO frequency (15, 3) | RSELx = 15, $DCOx = 3$, $MODx = 0$ | 3 V | 12.0 | | 18.5 | MHz |
| f _{DCO(15,7)} | DCO frequency (15, 7) | RSELx = 15, $DCOx = 7$, $MODx = 0$ | 3 V | 16.0 | | 26.0 | MHz |
| S _{RSEL} | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.35 | | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO+1 | $S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.08 | | ratio |
| Duty cycle | | Measured at SMCLK output | 3 V | | 50 | | % |



Calibrated DCO Frequencies – Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|--|--|----------------|-----------------|-----|------|-----|------|
| 1-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 3 V | -3 | ±0.5 | +3 | % |
| 1-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | 30°C | 1.8 V to 3.6 V | -3 | ±2 | +3 | % |
| 1-MHz tolerance overall | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 1.8 V to 3.6 V | -6 | ±3 | +6 | % |
| 8-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 3 V | -3 | ±0.5 | +3 | % |
| 8-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | 30°C | 2.2 V to 3.6 V | -3 | ±2 | +3 | % |
| 8-MHz tolerance overall | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 2.2 V to 3.6 V | -6 | ±3 | +6 | % |
| 12-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 3 V | -3 | ±0.5 | +3 | % |
| 12-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | 30°C | 2.7 V to 3.6 V | -3 | ±2 | +3 | % |
| 12-MHz tolerance overall | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 2.7 V to 3.6 V | -6 | ±3 | +6 | % |
| 16-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 3.3 V | -3 | ±0.5 | +3 | % |
| 16-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | 30°C | 3.3 V to 3.6 V | -3 | ±2 | +3 | % |
| 16-MHz tolerance overall | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | -40°C to 125°C | 3.3 V to 3.6 V | -6 | ±3 | +6 | % |

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.

Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | 0 117 | | , | | , | | |
|-------------------------|---|--|-----------------|-----|---------------------------------------|-----|------|
| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
| t _{DCO,LPM3/4} | DCO clock wake-up time from LPM3/4 ⁽¹⁾ | BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ | 3 V | | 1.5 | | μs |
| t _{CPU,LPM3/4} | CPU wake-up time from LPM3/4 ⁽²⁾ | | | t | 1/f _{MCLK} + Clock,LPM3/4 | | |

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 16. DCO Wake-Up Time From LPM3 vs DCO Frequency

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.



Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾ (2)

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|-----------------|-------|-------|-------|------|
| f _{LFXT1,LF} | LFXT1 oscillator crystal frequency, LF mode 0, 1 | XTS = 0, LFXT1Sx = 0 or 1 | 1.8 V to 3.6 V | | 32768 | | Hz |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3 | 1.8 V to 3.6 V | 10000 | 32768 | 50000 | Hz |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3, T _A = -40°C to 125°C | 1.8 V to 3.6 V | | 32768 | | Hz |
| OALF | Oscillation allowance for | $XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768 Hz$, $C_{L,eff} = 6 pF$ | | 500 | | | kΩ |
| OALF | LF crystals | $XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF | | | 200 | | K22 |
| | | XTS = 0, $XCAPx = 0$ | | | 1 | | |
| 0 | Integrated effective load | XTS = 0, XCAPx = 1 | | | 5.5 | | |
| $C_{L,eff}$ | capacitance, LF mode (3) | XTS = 0, XCAPx = 2 | | | 8.5 | | pF |
| | | XTS = 0, XCAPx = 3 | | | 11 | | ĺ |
| Duty cycle | LF mode | XTS = 0, Measured at P2.0/ACLK, $f_{LFXT1,LF}$ = 32768 Hz | 2.2 V | 30 | 50 | 70 | % |
| f _{Fault,LF} | Oscillator fault frequency, LF mode ⁽⁴⁾ | XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁵⁾ | 2.2 V | 10 | | 10000 | Hz |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Crystal oscillator cannot be operated beyond 105°C. Parameters are characterized up to T_A = 105°C, unless otherwise noted.
- (3) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (4) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (5) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------------------------|---|----------------|-----------------|-----|-----|-----|------|
| 4 | VI O fraguency | -40°C to 85°C | 0.17 | 4 | 12 | 20 | kHz |
| † _{VLO} | VLO frequency | 125°C | 3 V | | | 23 | |
| df _{VLO} /d _T | VLO frequency temperature drift ⁽¹⁾ | -40°C to 125°C | 3 V | | 0.5 | | %/°C |
| df _{VLO} /dV _{CC} | VLO frequency supply voltage drift ⁽²⁾ | 25°C | 1.8 V to 3.6 V | | 4 | | %/V |

- (1) Calculated using the box method: (MAX(-40°C to 125°C) MIN(-40°C to 125°C)) / MIN(-40°C to 125°C) / (125°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)

Timer A

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP MAX | UNIT |
|---------------------|---------------------------------------|---------------------------------|-----------------|---------------------|------|
| f_{TA} | Timer_A input clock frequency | SMCLK Duty cycle = 50% ± 10% | | f _{SYSTEM} | MHz |
| t _{TA,cap} | Timer_A capture timing ⁽¹⁾ | TA0, TA1 | 3 V | 20 | ns |

(1) Parameter characterized up to $T_A = 105$ °C, unless otherwise noted.




USI, Universal Serial Interface⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature, $T_A = 105$ °C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP | MAX | UNIT |
|---------------------|---|--|-----------------|---------------------|--------------------------|------|
| f _{USI} | USI module clock frequency | External: SCLK, Duty cycle = 50% ± 10% | | f _{SYSTEM} | | MHz |
| f _(SCLK) | Serial clock frequency, slave mode | SPI slave mode | 3 V | | 6 | MHz |
| V _{OL,I2C} | Low-level output voltage on SDA and SCL | USI module in I2C mode, I _(OLmax) = 1.5 mA | 3 V | V_{SS} | V _{SS} + 0.4 | V |

⁽¹⁾ Parameters are characterized up to $T_A = 105$ °C, unless otherwise noted.

Typical Characteristics - USI Low-Level Output Voltage on SDA and SCL






Figure 17. USI Low-Level Output Voltage vs Output Current

Figure 18. USI Low-Level Output Voltage vs Output Current



10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS | T _A | v_{cc} | MIN | TYP | MAX | UNIT | |
|---------------------|---|--|----------------|----------|-----|------|----------|------|--|
| V_{CC} | Analog supply voltage | V _{SS} = 0 V | | | 2.2 | | 3.6 | V | |
| V _{Ax} | Analog input voltage (2) | All Ax terminals, Analog inputs selected in ADC10AE register | | 3 V | 0 | | V_{CC} | V | |
| I _{ADC10} | ADC10 supply current ⁽³⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0 | -40°C to 125°C | 3 V | | 0.6 | | mA | |
| | Reference supply current, | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0 | -40°C to 125°C | 2.7 | | 0.25 | | A | |
| I _{REF+} | reference buffer disabled (4) | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0 | -40°C to 125°C | 3 V | | 0.25 | | mA . | |
| I _{REFB,0} | Reference buffer supply current with ADC10SR = 0 ⁽⁴⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0 | -40°C to 125°C | 3 V | | 1.1 | | mA | |
| I _{REFB,1} | Reference buffer supply current with ADC10SR = 1 ⁽⁴⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1 | -40°C to 125°C | 3 V | | 0.5 | | mA | |
| Cı | Input capacitance | Only one terminal Ax can be selected at one time | -40°C to 125°C | 3 V | | | 27 | pF | |
| R _I | Input MUX ON resistance | $0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$ | -40°C to 125°C | 3 V | | 1000 | | Ω | |

The leakage current is defined in the leakage current table with Px.x/Ax parameter. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|-----------------|------|-----|------|------------|
| V | Positive built-in reference | I _{VREF+} ≤ 1 mA, REF2_5V = 0 | | 2.2 | | | V |
| V _{CC,REF+} | analog supply voltage range | I _{VREF+} ≤ 1 mA, REF2_5V = 1 | | 3 | | | V |
| V | Positive built-in reference | $I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 0 | 3 V | 1.37 | 1.5 | 1.61 | V |
| V_{REF+} | voltage | $I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1 | 3 V | 2.29 | 2.5 | 2.7 | V |
| I _{LD,VREF+} | Maximum VREF+ load current ⁽¹⁾ | | 3 V | | | ±1 | mA |
| | VDEE , load regulation (1) | I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0.75 V, REF2_5V = 0 | - 3 V | | | ±2 | LSB |
| | VREF+ load regulation ⁽¹⁾ | I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1.25 V, REF2_5V = 1 | | | | ±2 | |
| | V _{REF+} load regulation response time | $I_{VREF+} = 100 \mu A \rightarrow 900 \mu A,$ $V_{Ax} \approx 0.5 \times VREF+,$ Error of conversion result ≤ 1 LSB, ADC10SR = 0 | 3 V | | | 400 | ns |
| C _{VREF+} | Maximum capacitance at pin VREF+ ⁽¹⁾ | I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1 | 3 V | | | 100 | pF |
| TC _{REF+} | Temperature coefficient | I _{VREF+} = const with 0 mA ≤ I _{VREF+} ≤ 1 mA | 3 V | | | ±170 | ppm/ °C |
| t _{REFON} | Settling time of internal reference voltage to 99.9% VREF | $I_{VREF+} = 0.5$ mA, REF2_5V = 0, REFON = 0 \rightarrow 1 | 3.6 V | | | 30 | μs |
| t _{REFBURST} | Settling time of reference buffer to 99.9% VREF ⁽¹⁾ | l _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0 | 3 V | | | 2 | μs |

⁽¹⁾ Minimum and maximum parameters are characterized up to T_A = 105°C, unless otherwise noted.



10-Bit ADC, External Reference⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-----------------|-----|-----|-----------------|----------|
| VEREF+ | Positive external reference input | VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0 | | 1.4 | | V _{CC} | V |
| VEREF+ | voltage range ⁽²⁾ | VEREF- \leq VEREF+ \leq V _{CC} $-$ 0.15 V, SREF1 = 1, SREF0 = 1 (3) | | 1.4 | | 3 | V |
| VEREF- | Negative external reference input voltage range ⁽⁴⁾ | VEREF+ > VEREF- | | 0 | | 1.2 | V |
| ΔVEREF | Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF- | VEREF+ > VEREF- (5) | | 1.4 | | V _{CC} | V |
| | Ctatic input ourrent into VEDEE | 0 V ≤ VEREF+ ≤ V _{CC} , SREF1 = 1, SREF0 = 0 | 3 V | | ±1 | | |
| I _{VEREF+} | Static input current into VEREF+ | $0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾ | 3 V | | 0 | | μA |
| I _{VEREF} | Static input current into VEREF- | 0 V ≤ VEREF- ≤ V _{CC} | 3 V | | ±1 | | μΑ |

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|--|-----------------|------|------------------|------|-------|
| £ | ADC10 input clock | For specified performance of | ADC10SR = 0 | 3 V | 0.45 | | 6.3 | MHz |
| †ADC10CLK | frequency | ADC10 linearity parameters | ADC10SR = 1 | 3 V | 0.45 | | 1.5 | IVITZ |
| f _{ADC10OSC} | $f_{ADC10OSC}$ ADC10 built-in oscillator frequency $f_{ADC10CLK} = 0$, ADC10SSELx = 0, $f_{ADC10CLK} = f_{ADC10OSC}$ | | 3 V | 3.35 | | 6.9 | MHz | |
| | | ADC10 built-in oscillator, ADC1 f _{ADC10CLK} = f _{ADC10OSC} | 0SSELx = 0, | 3 V | 2.06 | | 3.51 | |
| | | f _{ADC10CLK} from ACLK, MCLK, o ADC10SSELx ≠ 0 | _{OCLK} from ACLK, MCLK, or SMCLK: OSSELx ≠ 0 | | | 13 × C10DIV > | | μs |
| t _{ADC10ON} | Turn-on settling time of the ADC | See ⁽¹⁾ | | | | | 100 | ns |

The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | 0 117 | | , 7 | ` | | |
|----------------|------------------------------|---------------------------------------|-----------------|---------|-----|------|
| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP | MAX | UNIT |
| E _I | Integral linearity error | | 3 V | | ±1 | LSB |
| E _D | Differential linearity error | | 3 V | | ±1 | LSB |
| Eo | Offset error | Source impedance R_S < 100 Ω | 3 V | | ±1 | LSB |
| E_G | Gain error | | 3 V | ±1.1 | ±2 | LSB |
| E _T | Total unadjusted error | | 3 V | ±2 | ±5 | LSB |



10-Bit ADC, Temperature Sensor and Built-In V_{MID}

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|-----------------------------|---|--|-----------------|---------|-----|-------|
| I _{SENSOR} | Temperature sensor supply current ⁽¹⁾ | REFON = 0, INCHx = 0Ah, $T_A = 25$ °C | 3 V | 60 | | μΑ |
| TC _{SENSOR} | | ADC10ON = 1, INCHx = 0Ah (2) | 3 V | 3.55 | | mV/°C |
| t _{Sensor(sample)} | Sample time required if channel 10 is selected (3) | ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB | 3 V | 30 | | μs |
| I _{VMID} | Current into divider at channel 11 | ADC10ON = 1, INCHx = 0Bh | 3 V | | (4) | μΑ |
| V _{MID} | V _{CC} divider at channel 11 | ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$ | 3 V | 1.5 | | ٧ |
| t _{VMID(sample)} | Sample time required if channel 11 is selected ⁽⁵⁾ | ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB | 3 V | 1220 | | ns |

The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

- The following formula can be used to calculate the temperature sensor output voltage:
 - $V_{Sensor,typ} = TC_{Sensor} (273 + T [^{\circ}C]) + V_{Offset,sensor} [mV] or$
- $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$. No additional current is needed. The V_{MID} is used during sampling.
- The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed.

Flash Memory (1)(2)

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|----------------------------|---|-------------------------------|-----------------|-----------------|-----------------|-----|------------------|
| V _{CC(PGM/ERASE)} | Program and erase supply voltage | | | 2.2 | | 3.6 | V |
| f _{FTG} | Flash timing generator frequency | | | 257 | | 476 | kHz |
| I _{PGM} | Supply current from V _{CC} during program | | 2.2 V, 3.6 V | | 1 | 5 | mA |
| I _{ERASE} | Supply current from V _{CC} during erase | | 2.2 V, 3.6 V | | 1 | 7 | mA |
| t _{CPT} | Cumulative program time ⁽³⁾ | | 2.2 V, 3.6 V | | | 10 | ms |
| t _{CMErase} | Cumulative mass erase time | | 2.2 V, 3.6 V | 20 | | | ms |
| | Program and erase endurance | -40°C ≤ T _J ≤105°C | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | T _J = 25°C | | 100 | | | years |
| t _{Word} | Word or byte program time | See (4) | | | 30 | | t _{FTG} |
| t _{Block, 0} | Block program time for first byte or word | See (4) | | | 25 | | t _{FTG} |
| t _{Block, 1-63} | Block program time for each additional byte or word | See ⁽⁴⁾ | | | 18 | | t _{FTG} |
| t _{Block, End} | Block program end-sequence wait time | See (4) | | | 6 | | t _{FTG} |
| t _{Mass Erase} | Mass erase time | See (4) | | | 10593 | | t _{FTG} |
| t _{Seg Erase} | Segment erase time | See (4) | | | 4819 | | t _{FTG} |

- Parameters are characterized up to $T_A = 105^{\circ}C$ unless otherwise noted. Additional flash retention documentation located in application report SLAA392.
- The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
- These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).



RAM

over recommended ranges of supply voltage and up to operating free-air temperature, T_A = 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|--------------|----------------------------------|-----------------|---------|------|
| $V_{(RAMh)}$ | RAM retention supply voltage (1) | CPU halted | 1.6 | V |

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|---|---|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | | 2.2 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse length | | 2.2 V | 0.025 | | 15 | μs |
| t _{SBW,En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾) | | 2.2 V | | | 1 | μs |
| t _{SBW,Ret} | Spy-Bi-Wire return to normal operation time | $T_A = -40^{\circ}C \text{ to } 105^{\circ}C$ | 2.2 V | 15 | | 100 | μs |
| f_{TCK} | TCK input frequency ⁽²⁾ | | 2.2 V | 0 | | 5 | MHz |
| R _{Internal} | Internal pulldown resistance on TEST | $T_A = -40^{\circ}C \text{ to } 105^{\circ}C$ | 2.2 V | 25 | 60 | 90 | kΩ |

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

T_A = 25°C, over recommended ranges of supply voltage (unless otherwise noted)

| TA = 20 0, over recommended ranges of supply vertage (amount of recommendation) | | | | | | | |
|---|---|-----------------------|-----|-----|------|--|--|
| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT | | |
| V _{CC(FB)} | Supply voltage during fuse-blow condition | T _A = 25°C | 2.5 | | V | | |
| V_{FB} | Voltage level on TEST for fuse blow | | 6 | 7 | V | | |
| I _{FB} | Supply current into TEST during fuse blow | | | 100 | mA | | |
| t _{FB} | Time to blow fuse | | | 1 | ms | | |

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



PIN SCHEMATICS

Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger






Table 15. Port P1 (P1.0 to P1.2) Pin Functions

| DININIANE (D4) | | FUNCTION | CON | ITROL BITS / SIGNA | \LS ⁽¹⁾ |
|-----------------|---|--------------------|------------|--------------------|--------------------|
| PIN NAME (P1.x) | х | FUNCTION | P1DIR.x | P1SEL.x | P1SEL2.x |
| P1.0/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0CLK/ | 0 | TA0.TACLK | 0 | 1 | 0 |
| ACLK/ | | ACLK | 1 | 1 | 0 |
| A0/ | | A0 | X | Х | Х |
| Pin Osc | | Capacitive sensing | х | 0 | 1 |
| P1.1/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0.0/ | 1 | TA0.0 | 1 | 1 | 0 |
| | | TA0.CCI0A | 0 | 1 | 0 |
| A1/ | | A1 | X | Х | Х |
| Pin Osc | | Capacitive sensing | X | 0 | 1 |
| P1.2/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0.1/ | 2 | TA0.1 | 1 | 1 | 0 |
| | | TA0.CCI1A | 0 | 1 | 0 |
| A2/ | | A2 | Х | Х | Х |
| Pin Osc | | Capacitive sensing | X | 0 | 1 |

⁽¹⁾ X = don't care



Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger






Table 16. Port P1 (P1.3) Pin Functions

| PIN NAME | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | | |
|-----------|---|--------------------|---------------------------------------|---------|----------|-------------------------|--|--|--|
| (P1.x) | х | FUNCTION | P1DIR.x | P1SEL.x | P1SEL2.x | ADC10AE.x (INCH.x=1) | | | |
| P1.3/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | | | |
| ADC10CLK/ | | ADC10CLK | 1 | 1 | 0 | 0 | | | |
| A3/ | _ | A3 | X | X | Х | 1 (y = 3) | | | |
| VREF-/ | 3 | VREF- | Х | Х | Х | 1 | | | |
| VEREF-/ | | VEREF- | Х | Х | Х | 1 | | | |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | 0 | | | |

⁽¹⁾ X = don't care



Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger




Table 17. Port P1 (P1.4) Pin Functions

| | | | | CON | NTROL BITS / SIGNA | ALS ⁽¹⁾ | |
|-----------------|---|--------------------|------------|---------|--------------------|-------------------------|-----------|
| PIN NAME (P1.x) | х | FUNCTION | P1DIR.x | P1SEL.x | P1SEL2.x | ADC10AE.x (INCH.x=1) | JTAG Mode |
| P1.4/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 |
| SMCLK/ | | SMCLK | 1 | 1 | 0 | 0 | 0 |
| TA0.2/ | | TA0.2 | 1 | 1 | 1 | 0 | 0 |
| | | TA0.CCI2A | 0 | 1 | 1 | 0 | 0 |
| VREF+/ | 4 | VREF+ | Х | Х | Х | 1 | 0 |
| VEREF+/ | | VEREF+ | Х | Х | Х | 1 | 0 |
| A4/ | | A4 | Х | Х | Х | 1 (y = 4) | 0 |
| TCK/ | | тск | Х | Х | Х | 0 | 1 |
| Pin Osc | | Capacitive sensing | Х | 0 | 1 | 0 | 0 |

(1) X = don't care



Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger






Table 18. Port P1 (P1.5 to P1.7) Pin Functions

| PIN NAME | | | | | CONTROL BIT | S / SIGNALS ⁽¹⁾ | | |
|-----------|---|--------------------|------------|---------|-------------|----------------------------|-----------|-------------------------|
| (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | P1SEL2.x | USIP.x | JTAG Mode | ADC10AE.x (INCH.x=1) |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| TA0.0/ | | TA0.0 | 1 | 1 | 0 | 0 | 0 | 0 |
| SCLK/ | _ | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| A5/ | 5 | A5 | X | Х | Х | 0 | 0 | 1 (y = 5) |
| TMS/ | | TMS | X | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | 0 | 0 | 0 |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| TA0.1/ | | TA0.1 | 1 | 1 | 0 | 0 | 0 | 0 |
| SDO/ | | SPI mode | from USI | 1 | 0 | ! | 0 | 0 |
| SCL/ | 6 | I2C mode | from USI | 1 | 0 | ! | 0 | 0 |
| A6/ | | A6 | X | Х | Х | 0 | 0 | 1 (y = 6) |
| TDI/TCLK/ | | TDI/TCLK | Х | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | Х | 0 | 1 | 0 | 0 | 0 |
| P1.7/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| SDI/ | | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| SDA/ | 7 | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| A7/ | ' | A7 | Х | Х | Х | 0 | 0 | 1 (y = 7) |
| TDO/TDI/ | | TDO/TDI | Х | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | Х | 0 | 1 | 0 | 0 | 0 |

⁽¹⁾ X = don't care



Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger






Table 19. Port P2 (P2.0 to P2.5) Pin Functions

| PIN NAME | | FUNCTION | CONT | ROL BITS / SIGN | ALS ⁽¹⁾ |
|----------|---|--------------------|------------|-----------------|--------------------|
| (P2.x) | х | FUNCTION | P2DIR.x | P2SEL.x | P2SEL2.x |
| P2.0/ | 0 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | U | Capacitive sensing | Х | 0 | 1 |
| P2.1/ | 1 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | ' | Capacitive sensing | X | 0 | 1 |
| P2.2/ | 2 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 2 | Capacitive sensing | Х | 0 | 1 |
| P2.3/ | 3 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 3 | Capacitive sensing | Х | 0 | 1 |
| P2.4/ | 4 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 4 | Capacitive sensing | Х | 0 | 1 |
| P2.5/ | _ | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 5 | Capacitive sensing | Х | 0 | 1 |

⁽¹⁾ X = don't care



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 20. Port P2 (P2.6) Pin Functions

| PIN NAME | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|----------|---|--------------------|---------------------------------------|--------------------|----------------------|--|--|
| (P2.x) | x | FUNCTION | P2DIR.x | P2SEL.6 P2SEL.7 | P2SEL2.6 P2SEL2.7 | | |
| XIN/ | | XIN | 0 | 1 1 | 0 | | |
| P2.6/ | | P2.x (I/O) | I: 0; O: 1 | 0 X | 0 | | |
| TA0.1/ | 6 | Timer0_A3.TA1 | 1 | 1 0 | 0 | | |
| Pin Osc | | Capacitive sensing | х | 0 X | 1 X | | |

(1) X = don't care



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 21. Port P2 (P2.7) Pin Functions

| PIN NAME | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|----------|---|--------------------|---------------------------------------|--------------------|----------------------|--|--|
| (P2.x) | x | FUNCTION | P2DIR.x | P2SEL.6 P2SEL.7 | P2SEL2.6 P2SEL2.7 | | |
| XOUT/ | | хоит | х | 1 1 | 0 0 | | |
| P2.7/ | 7 | P2.x (I/O) | I: 0; O: 1 | X 0 | 0 0 | | |
| Pin Osc | | Capacitive sensing | Х | X 0 | X 1 | | |

(1) X = don't care



PACKAGE OPTION ADDENDUM



4-Sep-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| MSP430G2332QPW2EP | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | G2332EP | Samples |
| MSP430G2332QPW2REP | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | G2332EP | Samples |
| V62/12625-01XE | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | G2332EP | Samples |
| V62/12625-01XE-T | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | G2332EP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

4-Sep-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430G2332-EP:

Catalog: MSP430G2332

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Mar-2014

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430G2332QPW2REP | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

www.ti.com 22-Mar-2014



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| MSP430G2332QPW2REP | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 | |

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity