DATASHEET

Description

The 5PB12xx is a high-performance TCXO/LVCMOS clock fanout buffer family with individual OE pin for each output. The CLKIN pin can accept either a square wave (LVCMOS) or clipped sine wave (such as TCXO clipped sine wave output) as input.

There are 3 different fan-out versions available: 1:3, 1:4 and 1:6.

The 5PB12xx has industry-leading low jitter and extremely low current consumption, making it ideal for smart mobile devices.


Applications

- Smart Mobile Handsets
- RF and baseband peripheral clock distribution
- Automotive

Features

- Extremely low operating and standby current consumption
- Low RMS Additive Phase jitter
- Family supports 1.8V to 3.3V power supply voltage:
 - For 1.8V supply: 5PB1203, 5PB1204, 5PB1206
 - For 2.5V / 3.3V supply: 5PB1213, 5PB1214, 5PB1216
- Three, four, and six outputs with individual Output Enable pin
- One input
- OE_OSC control pin to enable/disable reference TCXO/XO
- Small 10-pin, 16-pin and 20-pin packages available
- Industrial -40° to +105°C temperature range


Block Diagram



1



Pin Assignments



Pin Descriptions

i in bescriptions								
		Pin Number						
Pin Name	5PB1203 5PB1213	5PB1204 5PB1214	5PB1206 5PB1216	Pin Type	Pin Description			
VDD	2	2, 7, 12	3, 9, 15	Power	Connect 1.8V to 5PB1203/5PB1204/5PB1206. Connect 2.5V or 3.3V to 5PB1213/5PB1214/5PB1216.			
GND	1	3, 9, 14	4, 12, 18	Power	Power supply ground.			
CLKIN	3	15	20	Input	Reference input pin. Connect to LVCMOS input or TCXO.			
OE_OSC	4	6	8	Output	Input Crystal Oscillator enable pin. Follow Enable Function Truth Table. If all OE pins are low then OE_OSC is low. Otherwise OE_OSC is high, enabling reference crystal oscillator.			
OE1	6	16	19	Input	Output Enable pin for CLKOUT1. Active High. Internal $120k\Omega$ pull-down.			
OE2	7	1	1	Input	Output Enable pin for CLKOUT2. Active High. Internal $120k\Omega$ pull-down.			
OE3	5	4	2	Input	Output Enable pin for CLKOUT3. Active High. Internal 120kΩ pull-down.			
OE4	_	5	6	Input	Output Enable pin for CLKOUT4. Active High. Internal $120k\Omega$ pull-down.			
OE5	_	_	7	Input	Output Enable pin for CLKOUT5. Active High. Internal 120kΩ pull-down.			
OE6	_	_	5	Input	Output Enable pin for CLKOUT6. Active High. Internal $120k\Omega$ pull-down.			
CLKOUT1	8	13	17	Output	Clock Output 1. Same frequency as CLKIN.			
CLKOUT2	9	11	16	Output	Clock Output 2. Same frequency as CLKIN.			
CLKOUT3	10	10	14	Output	Clock Output 3. Same frequency as CLKIN.			
CLKOUT4	_	8	13	Output	Clock Output 4. Same frequency as CLKIN.			
CLKOUT5	_	_	11	Output	Clock Output 5. Same frequency as CLKIN.			
CLKOUT6	_	_	10	Output	Clock Output 6. Same frequency as CLKIN.			



Enable Function Truth Table

		Inp	out									
OE1	OE2	OE3	OE4	OE5	OE6	OE_OSC	CLKOUT1	CLKOUT2	CLKOUT3	CLKOUT4	CLKOUT5	CLKOUT6
0	0	0	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	0	0	0	0	0	1	CLOCK	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	1	0	0	0	0	1	CLOCK	CLOCK	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	1	1	1	1	1	1	CLOCK	CLOCK	CLOCK	CLOCK	CLOCK	CLOCK

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01 μ F should be connected between VDD on pin 1 and GND on pin 4, as close to the device as possible. A 33 Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

To achieve the low output skew that the 5PB12xx is capable of, careful attention must be paid to board layout. Essentially, all four outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded. For example, using a 30Ω series termination on one output (with 33Ω on the others) will cause at least 15 ps of skew.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 5PB12xx. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	3.465V
Output Enable and All Inputs/Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature (extended)	-40 to +105°C
Storage Temperature	-65 to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C

3



DC Electrical Characteristics

(VDD = 1.8V, 2.5V, 3.3V)

VDD=1.8V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.7		1.9	V
Input High Voltage, CLKIN	V _{IH}	LVCMOS input. Note 1	0.7xVDD		VDD	V
Input Low Voltage, CLKIN	V _{IL}	LVCMOS input. Note 1			0.3xVDD	V
Input High Voltage, OE	V _{IH}		0.7xVDD		VDD	V
Input Low Voltage, OE	V _{IL}				0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	0.8xVDD			V
Output Low Voltage	V _{OL}	I _{OL} = 4mA			0.2xVDD	V
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}			5		pF
Operating Supply Current						
5PB1203		CLKIN=26MHz, all outputs enabled		5.10		
3FB1203		CLKIN=Low or High, all outputs disabled		0.02	0.03	
5PB1204	IDD	CLKIN=26MHz, all outputs enabled		8.30		m 1
3FB1204	טטו	CLKIN=Low or High, all outputs disabled		2.51	2.52	- mA
5PB1206		CLKIN=26MHz, all outputs enabled		11.90		1
JF B 1200		CLKIN=Low or High, all outputs disabled		2.5	2.6	

VDD=2.5 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Input High Voltage, CLKIN	V _{IH}	LVCMOS input. Note 1	0.7xVDD		VDD	V
Input Low Voltage, CLKIN	V _{IL}	LVCMOS input. Note 1			0.3xVDD	V
Input High Voltage, OE	V _{IH}		0.7xVDD		VDD	V
Input Low Voltage, OE	V _{IL}				0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	0.8xVDD			V
Output Low Voltage	V _{OL}	I _{OL} = 4mA			0.2xVDD	V
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}	ICLK, OE pin		5		pF
Operating Supply Current			1		1	1
5PB1213		CLKIN=26MHz, all outputs enabled		6.68		
3FB1213		CLKIN=Low or High, all outputs disabled		0.05	0.31	
5PB1214	IDD	CLKIN=26MHz, all outputs enabled		10.2		- m Λ
SPB1214	טטו	CLKIN=Low or High, all outputs disabled		3.47	3.47	mA
5PB1216		CLKIN=26MHz, all outputs enabled		16.5		1
3FD1210		CLKIN=Low or High, all outputs disabled		3.50	3.60	1



VDD=3.3 V ±5% , Ambient temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Input High Voltage, CLKIN	V _{IH}	LVCMOS input. Note 1	0.7xVDD		VDD	V
Input Low Voltage, CLKIN	V _{IL}	LVCMOS input. Note 1			0.3xVDD	V
Input High Voltage, OE	V _{IH}		0.7xVDD		VDD	V
Input Low Voltage, OE	V _{IL}				0.3xVDD	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	0.8xVDD			V
Output Low Voltage	V _{OL}	I _{OL} = 4mA			0.2xVDD	V
Nominal Output Impedance	Z _O			17		Ω
Input Capacitance	C _{IN}	ICLK, OE pin		5		pF
Operating Supply Current						
5PB1213		CLKIN=26MHz, all outputs enabled		9.10		
3FB1213		CLKIN=Low or High, all outputs disabled		0.22	0.25	
5PB1214	IDD	CLKIN=26MHz, all outputs enabled		13.4		mA
3FD1214	טטו	CLKIN=Low or High, all outputs disabled		4.28	4.45	IIIA
5PB1216		CLKIN=26MHz, all outputs enabled		21.4		1
3FB1210		CLKIN=Low or High, all outputs disabled		4.60	5.60	

Notes: 1. Nominal switching threshold is VDD/2



AC Electrical Characteristics

(VDD = 1.8V, 2.5V, 3.3V)

VDD = 1.8V \pm5%, For **5PB1203 / 1204 / 1206**, ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t _{OR}	0.36 to 1.44 V, C _L =5 pF		0.6	1.0	ns
Output Fall Time	t _{OF}	1.44 to 0.36 V, C _L =5 pF		0.6	1.0	ns
Propagation Delay	Note 1	Note 1	2.5	3	3.5	ns
Buffer Additive Phase Jitter, RMS		26MHz TCXO clipped sine wave input, Integration Range: 12KHz to 20MHz		420		fs
		125MHz LVCMOS input, Integration Range: 12KHz to 20MHz		42		fs
Output to Output Skew	t _{SKEWO-O}	Note 2, Rising edges at VDD/2		50	65	ps
Device to Device Skew	t _{SKEWD-D}	Rising edges at VDD/2			200	ps
Delay for Output Enable / Disable Time ENABLEx to BCLKn	t _{EN} /t _{DIS}	CL < 5 pF			3	cycles
Start-up Time	t _{START-UP}				2	ms
TCXO Clock Clipped Sine Wave Input Voltage Swing Level	VIN _{pp}	VDD = 1.8V, should connect to CLKIN through AC coupling and bias circuit		0.8		V

VDD = 2.5 V \pm5%, For **5PB1213 / 1214 / 1216**, ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t _{OR}	0.5 to 2.0 V, C _L =5 pF		0.6	1.0	ns
Output Fall Time	t _{OF}	2.0 to 0.5 V, C _L =5 pF		0.6	1.0	ns
Propagation Delay	Note 1	Note 1	3	3.5	4	ns
Buffer Additive Phase Jitter, RMS		26MHz TCXO clipped sine wave input, Integration Range: 12KHz to 20MHz		280		fs
		125MHz LVCMOS input, Integration Range: 12KHz to 20MHz		30		fs
Output to Output Skew	t _{SKEWO-O}	Note 2, Rising edges at VDD/2		40	65	ps
Device to Device Skew	t _{SKEWD-D}	Rising edges at VDD/2			200	ps
Delay for Output Enable / Disable Time ENABLEx to BCLKn	t _{EN/} t _{DIS}	CL < 5 pF			3	cycles
Start-up Time	t _{START-UP}	Part start-up time for valid outputs after VDD ramp-up			2	ms
TCXO Clock Clipped Sine Wave Input Voltage Swing Level	VIN _{pp}	VDD = 2.5V, should connect to CLKIN through AC coupling and bias circuit		0.8		V




VDD = 3.3 V \pm5%, For **5PB1213 / 1214 / 1216**, ambient Temperature -40° to +105°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency			0		200	MHz
Output Rise Time	t _{OR}	0.5 to 2.0 V, C _L =5 pF		0.6	1.0	ns
Output Fall Time	t _{OF}	2.64 to 0.66 V, C _L =5 pF		0.6	1.0	ns
Propagation Delay	Note 1	Note 1	2.5	3	3.5	ns
Buffer Additive Phase Jitter, RMS		26MHz TCXO clipped sine wave input, Integration Range: 12KHz to 20MHz		377		fs
		125MHz LVCMOS input, Integration Range: 12KHz to 20MHz		18		fs
Output to Output Skew	t _{SKEWO-O}	Note 2, Rising edges at VDD/2		25	65	ps
Device to Device Skew	t _{SKEWD-D}	Rising edges at VDD/2			200	ps
Delay for Output Enable / Disable Time ENABLEx to BCLKn	t _{EN} /t _{DIS}	CL < 5 pF			3	cycles
Start-up Time	t _{START-UP}	Part start-up time for valid outputs after VDD ramp-up			2	ms
TCXO Clock Clipped Sine Wave Input Voltage Swing Level	VIN _{pp}	VDD = 3.3V, should connect to CLKIN through AC coupling and bias circuit		0.5		V

Notes:


- With rail to rail input clock
 Between any 2 outputs with equal loading.
 Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.

Test Load and Circuit



7


AC Coupling and Bias Circuit



Component	Value
C1	1µF
R1	10k
R2	10k




Package Outline and Dimensions (5PB1203 / 5PB1213 10-pin DFN)






Package Outline and Dimensions (5PB1203 / 5PB1213 10-pin DFN), cont.






Package Outline and Dimensions (5PB1204 / 5PB1214 16-pin VFQFPN)






Package Outline and Dimensions (5PB1204 / 5PB1214 16-pin VFQFPN), cont.






Package Outline and Dimensions (5PB1206 / 5PB1216 20-pin VFQFPN), use EPAD Option P2





Package Outline and Dimensions (5PB1206 / 5PB1216 20-pin VFQFPN), cont. EPAD Option 1.65mm






Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
5PB1203NTGK	Cut Tape	10-pin DFN	-40 to +105°C
5PB1203NTGK8	Tape and Reel	10-pin DFN	-40 to +105°C
5PB1213NTGK	Cut Tape	10-pin DFN	-40 to +105°C
5PB1213NTGK8	Tape and Reel	10-pin DFN	-40 to +105°C
5PB1204CMGK	Cut Tape	16-pin VFQFPN	-40 to +105°C
5PB1204CMGK8	Tape and Reel	16-pin VFQFPN	-40 to +105°C
5PB1214CMGK	Cut Tape	16-pin VFQFPN	-40 to +105°C
5PB1214CMGK8	Tape and Reel	16-pin VFQFPN	-40 to +105°C
5PB1206NDGK	Tube	20-pin VFQFPN	-40 to +105°C
5PB1206NDGK8	Tape and Reel	20-pin VFQFPN	-40 to +105°C
5PB1216NDGK	Tube	20-pin VFQFPN	-40 to +105°C
5PB1216NDGK8	Tape and Reel	20-pin VFQFPN	-40 to +105°C

[&]quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Marking Diagrams



Notes:

- 1. "**" is the lot number.
- 2. "YWW", "YW", or "Y" are the last digit(s) of the year and week that the part was assembled.
- 3. "\$" denotes mark code.
- 4. "K" denotes extended temperature range device.
- 5. "XXX" denotes last three characters of Asm lot.

Revision History

Rev.	Date	Originator	Description of Change
Α	07/11/16	H.G.	Release to final.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.