

1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY


DESCRIPTION The μ PD2102AL is a 1024 words by one bit static Random Access Memory requiring no clocks or refreshing. A family of devices with maximum access times ranging from 250 ns to 450 ns meet the requirements of microcomputer memory applications where speed, low cost and easy interfacing are prime design objectives.

All μ PD2102AL inputs and outputs are TTL compatible. A single chip-enable (\overline{CE}) pin is provided for selection of an individual device in systems with OR-tied outputs. Output data is the same polarity as input data and is nondestructively read out. Only a single +5 volt supply is required. In standby mode, with the supply lowered to 1.5 volts, power dissipation is reduced to 42 mW max.

The μ PD2102AL family is fabricated using NEC's N-channel MOS silicon gate process, providing excellent contamination protection. This process permits the use of a low cost plastic package (16 pin) and enables high performance, highly reliable MOS circuits to be produced.

- FEATURES**
- Access Time — μ PD2102AL-2 — 250 ns Max
 μ PD2102AL — 350 ns Max
 μ PD2102AL-4 — 450 ns Max
 - Single +5 Volts Supply Voltage
 - Directly TTL Compatible — All Inputs and Output
 - Static MOS — No Clocks or Refreshing Required
 - Low Power — Typically 150 mW
 - Low Standby Power — 42 mW max
 - Three-State Output — OR-TIE Capability
 - Simple Memory Expansion — Chip Enable Input
 - Fully Decoded — On Chip Address Decode
 - Inputs Protected — All Inputs have Protection against Static Charge
 - Low Cost Packaging — 16 Pin Plastic Dual-In-Line Configuration

PIN CONFIGURATION



PIN NAMES

A ₀ – A ₉	Address Inputs
R/W	Read/Write
\overline{CE}	Chip Enable
V _{CC}	Power (+5V)

3

AC CHARACTERISTICS

READ CYCLE

μPD2102AL

T_a = -10°C to +70°C; V_{CC} = +5V ±5% unless otherwise noted

PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		2102AL-4		2102AL		2102AL-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
Read Cycle	t _{RC}	450		350		250		ns	t _T = t _r = t _f = 100 ns C _L = 100 pF Load = 1 TTL Gate V _{ref} = 2.0 or 0.8V
Access Time	t _A		450		350		250	ns	
Chip Enable to Output Time	t _{CO}		230		180		130	ns	
Previous Read Data Valid in Respect to Address	t _{OH1}	40		40		40		ns	
Previous Read Data Valid in Respect to Chip Enable	t _{OH2}	0		0		0		ns	


WRITE CYCLE

T_a = -10°C to +70°C; V_{CC} = +5V ±5% unless otherwise noted


PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		2102AL-4		2102AL		2102AL-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
Write Cycle	t _{WC}	450		350		250		ns	t _T = t _r = t _f = 100 ns C _L = 100 pF Load = 1 TTL Gate V _{ref} = 2.0 or 0.8V
Address to Write Setup Time	t _{AW}		20		20		20	ns	
Write Pulse Width	t _{WP}	300		250		180		ns	
Write Recovery Time	t _{WR}	0		0		0		ns	
Data Setup Time	t _{DW}	300		250		180		ns	
Data Hold Time	t _{DH}	0		0		0		ns	
Chip Enable to Write Setup Time	t _{CW}	300		250		180		ns	

TIMING WAVEFORMS

READ CYCLE



WRITE CYCLE




STANDBY CHARACTERISTICS

T_a = 0 to +70°C

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
V _{CC} in Standby	V _{PD}	1.5			V	
CE Bias in Standby	V _{CE5}	2.0			V	-2.0V; V _{PD} = +5.25V
	V _{PD}				V	+1.5V; V _{PD} = +2.0V
Standby Current Drain	I _{PD1}	14	28		mA	All Inputs, V _{PD1} = +1.5V
Standby Current Drain	I _{PD2}	18	38		mA	All Inputs, V _{PD2} = +2.0V
Chip Dissipat. in Standby	t _{CP}	0			ns	
Standby Recovery Time	t _R	t _{RC} (1)			ns	


(1) t_{RC} = Read Cycle Time

μPD2102AL




STANDBY MODE
TIMING WAVEFORM

POWER SUPPLY CURRENT VS
AMBIENT TEMPERATURE




POWER SUPPLY CURRENT VS
SUPPLY VOLTAGE






TYPICAL CHARACTERISTICS

OUTPUT SOURCE CURRENT VS
OUTPUT VOLTAGE



OUTPUT SINK CURRENT VS
OUTPUT VOLTAGE



PACKAGE OUTLINE
μPD2102ALC

ITEM	MILLIMETERS	INCHES
A	19.4 MAX	0.76 MAX
B	0.81	0.03
C	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.05
G	2.54 MIN	0.10 MIN
H	0.5 MIN	0.02 MIN
I	1.05 MAX	0.04 MAX
J	3.55 MAX	0.14 MAX
K	7.62	0.30
L	6.3	0.25
M	0-10	0-0.4
	0.25	0.01