# 1.5A Multiple LED Camera Flash and Video Light Driver With $1^{12} C^{\text {TM }}$ Compatible Interface <br> Check for Samples: TPS61310, TPS61311 

## FEATURES

- Operational Modes:
- Video Light and Flash Strobe
- Voltage Regulated Converter: 3.8V...5.7V with Down Mode
- Standby: $2 \mu \mathrm{~A}$ (typ.)
- LED $V_{F}$ Measurement
- Power-Save Mode for Improved Efficiency at Low Output Power, Up to 95\% Efficiency
- $I^{2} C$ Compatible Interface up to $3.4 \mathrm{Mbits} / \mathrm{s}$
- Dual Wire Camera Module Interface
- Zero Latency Tx-Masking Input
- Hardware Reset Input
- Privacy Indicator LED Output
- GPIO/Power Good Output
- Various Safe Operation and Robust Handling Features:
- LED Temperature Monitoring
- Open/Short LED Detection/Protection
- Integrated LED Safety Timer
- Automatic Battery Voltage Droop Monitoring and Protection
- Smooth LED Current Ramp-Up/Down
- Undervoltage Lockout
- Total Solution Size of Less Than $25 \mathrm{~mm}^{2}$
- Available in a 20-Pin NanoFree ${ }^{\text {TM }}$ (CSP)


## APPLICATIONS

- Single/Dual/Triple White LED Flash Supply for Cell Phones and Smart-Phones
- Video Lighting for Digital Video Applications
- General Lighting Applications
- Audio Amplifier Power Supply


## DESCRIPTION

The TPS6131x family is an integrated solution with a wide feature set for driving up to three LEDs for stillcamera flash strobe and video-camera lighting applications. It is based on a high efficiency synchronous boost topology with combinable current sinks to drive up to three white LEDs in parallel. The 2 MHz switching frequency allows the use of small and low-profile $2.2 \mu \mathrm{H}$ inductors. To optimize overall efficiency, the device operates with a low LEDfeedback voltage and regulated output-voltage adaptation.

The device integrates a control scheme that automatically optimizes the LED current flash budget as a function of the battery voltage condition.

The TPS6131x not only operates as a regulated current source, but also as a standard voltage boost regulator. The device enters power-save mode operation at light load currents to maintain high efficiency over the entire load current range. These operating modes can be useful to supply other high power devices in the system (e.g. hands-free audio PA).
To simplify video light and flash synchronization with the camera module, the device offers a dedicated control interface (STRB0, STRB1) for zero latency LED turn-on time.


Figure 1. Typical Application

[^0]This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. AVAILABLE OPTIONS

| PART NUMBER $^{(\mathbf{1})}$ | PACKAGE MARKING | PACKAGE | DEVICE SPECIFIC FEATURES ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: |
| TPS61310YFF | TPS61310 | CSP-20 | up to 1750 mA (typ.) input valley current |
|  | TPS61311YFF |  | up to 2480 mA (typ.) input valley current |

(1) The YFF package is available in tape and reel. Add $R$ suffix (TPS6131xYFFR) to order quantities of 3000 parts per reel, T suffix for 250 parts per reel.
(2) For more details, refer to the section Application Diagrams.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $\left[T_{A(\max )}\right]$ is dependent on the maximum operating junction temperature $\left[T_{J(\max )}\right]$, the maximum power dissipation of the device in the application $\left[\mathrm{P}_{\mathrm{D}(\max )}\right]$, and the junction-to-ambient thermal resistance of the part/package in the application $\left(\theta_{J A}\right)$, as given by the following equation: $T_{A(\max )}=T_{J(\max )}-\left(\theta_{J A} \times P_{D(\max )}\right)$
(4) The human body model is a $100-\mathrm{pF}$ capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a $200-\mathrm{pF}$ capacitor discharged directly into each pin.

## DISSIPATION RATINGS

| PACKAGE | THERMAL RESISTANCE $^{(1)}$ <br> $\boldsymbol{\theta}_{\mathrm{JA}}$ | THERMAL RESISTANCE $^{(1)}$ <br> $\boldsymbol{\theta}_{\mathrm{JB}}$ | POWER RATING $^{\mathbf{T}_{\mathrm{A}}=\mathbf{2 5} 5^{\circ} \mathrm{C}}$ | DERATING FACTOR <br> ABOVE $^{(2)} \mathbf{T}_{\mathrm{A}}=\mathbf{2 5} 5^{\circ} \mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| YFF | $71^{\circ} \mathrm{C} / \mathrm{W}$ | $21^{\circ} \mathrm{C} / \mathrm{W}$ | 1.4 W | $14 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

(1) Simulated with high-K board
(2) Maximum power dissipation is a function of $T_{J}(\max ), \theta_{\mathrm{JA}}$ and $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any allowable ambient temperature is $P_{D}=\left(T_{J(\max )}-T_{A}\right) / \theta_{J A}$.

## ELECTRICAL CHARACTERISTICS

Unless otherwise noted the specification applies for $V_{I N}=3.6 \mathrm{~V}$ over an operating junction temp. $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}$; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | 2.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Operating quiescent current into AVIN | lout $=0 \mathrm{~mA}$, device not switching (Power Safe Mode) $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C}$ |  | 590 | 700 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{l}_{\mathrm{OUT}(\mathrm{DC})}=0 \mathrm{~mA}, \mathrm{PWM}$ operation <br> $\mathrm{V}_{\text {OUT }}=4.95 \mathrm{~V}$, voltage regulation mode | 11.3 |  |  | mA |
| $\mathrm{I}_{\text {SD }}$ | Shutdown current | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| V UVLO | Undervoltage lockout threshold (analog circuitry) | $\mathrm{V}_{\text {IN }}$ falling |  | 2.3 | 2.4 | V |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage range | Current regulation mode | VIN |  | 5.5 | V |
|  |  | Voltage regulation mode | 3.825 |  | 5.7 | V |
|  | Internal feedback voltage accuracy | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 4.8 \mathrm{~V},-20^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$ <br> Boost mode, PWM voltage regulation | -2\% |  | 2\% |  |
|  | Power-save mode ripple voltage | IOUT $=10 \mathrm{~mA}$ | $0.015 \mathrm{~V}_{\text {OUT }}$ |  |  | $\mathrm{V}_{\text {P-P }}$ |
| OVP | Output overvoltage protection | $\mathrm{V}_{\text {OUT }}$ rising, $0000 \leq \mathrm{OV}[3: 0] \leq 0100$ | 4.5 | 4.65 | 4.8 | V |
|  |  | $\mathrm{V}_{\text {OUT }}$ rising, $0101 \leq \mathrm{OV}[3: 0] \leq 1111$ | 5.8 | 6.0 | 6.2 | V |
|  | Output overvoltage protection hysteresis | $\mathrm{V}_{\text {OUT }}$ falling |  | 0.15 |  | V |
| POWER SWITCH |  |  |  |  |  |  |
| $r_{\text {dS }}$ (on) | Switch MOSFET on-resistance | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 90 |  | $\mathrm{m} \Omega$ |
|  | Rectifier MOSFET on-resistance | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 135 |  | $\mathrm{m} \Omega$ |
| $\mathrm{l}_{\text {lgg(SW }}$ ) | Leakage into SW | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{SW}=3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$ |  | 0.3 | 4 | $\mu \mathrm{A}$ |
| lim | Rectifier valley current limit (open-loop) | $\begin{aligned} & \text { VOUT }=4.95 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C} \\ & \text { PWM operation, relative to selected ILIM } \end{aligned}$ | -15 |  | +15 | \% |
| OSCILLATOR |  |  |  |  |  |  |
| fosc | Oscillator frequency |  |  | 1.92 |  | MHz |
| $\mathrm{f}_{\mathrm{ACC}}$ | Oscillator frequency |  | -10 |  | +7 | \% |
| THERMAL SHUTDOWN, HOT DIE DETECTOR |  |  |  |  |  |  |
|  | Thermal shutdown ${ }^{(1)}$ |  | 140 | 160 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Thermal shutdown hysteresis ${ }^{(1)}$ |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hot die detector accuracy ${ }^{(1)}$ |  | -8 |  | 8 | ${ }^{\circ} \mathrm{C}$ |

(1) Verified by characterization. Not tested in production.

## ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise noted the specification applies for $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}$ over an operating junction temp. $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq 125^{\circ} \mathrm{C}$; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED CURRENT REGULATOR |  |  |  |  |  |  |
|  | LED1/3 current accuracy ${ }^{(1)}$ | $\begin{aligned} & 0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{LED} 1 / 3} \leq 2.0 \mathrm{~V}, \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LED} 1 / 3} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=+85^{\circ} \mathrm{C} \end{aligned}$ | -10 |  | +10 | \% |
|  |  | $\begin{aligned} & 0.4 \mathrm{~V} \leq \mathrm{V}_{\text {LED } 1 / 3} \leq 2.0 \mathrm{~V}, \\ & 100 \mathrm{~mA}<\mathrm{I}_{\mathrm{LED} 1 / 3} \leq 400 \mathrm{~mA}, \mathrm{~T}_{J}=+85^{\circ} \mathrm{C} \end{aligned}$ | -7.5 |  | +7.5 | \% |
|  | LED2 current accuracy ${ }^{(1)}$ | $\begin{aligned} & 0.4 \mathrm{~V} \leq \mathrm{V}_{\text {LED2 }} \leq 2.0 \mathrm{~V}, \\ & 0 \mathrm{~mA} \leq \mathrm{I}_{\text {LED2 } 2} \leq 250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=+85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -10 |  | +10 | \% |
|  |  | $\begin{aligned} & 0.4 \mathrm{~V} \leq \mathrm{V}_{\text {LED2 }} \leq 2.0 \mathrm{~V}, \\ & 250 \mathrm{~mA} \leq \mathrm{I}_{\text {LED2 }} \leq 800 \mathrm{~mA}, \mathrm{~T}_{J}=+85^{\circ} \mathrm{C} \end{aligned}$ | -7.5 |  | +7.5 | \% |
|  | LED1/3 current matching ${ }^{(1)}$ |  | -10 |  | +10 | \% |
|  | LED1/2/3 current temperature coefficient |  | 0.05 |  |  | \%/ ${ }^{\circ} \mathrm{C}$ |
|  | INDLED current accuracy | $\begin{aligned} & 1.5 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INDLED }} \leq 2.5 \mathrm{~V}\right. \\ & 2.6 \mathrm{~mA} \leq \mathrm{I}_{\text {INDLED }} \leq 15.8 \mathrm{~mA}, \mathrm{~T}_{J}=+25^{\circ} \mathrm{C} \end{aligned}$ | -20 |  | +20 | \% |
|  | INDLED current temperature coefficient |  |  | 0.05 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DO}}$ | LED1/2/3 sense voltage | $\mathrm{I}_{\text {LED } 1-3}=$ full-scale current | 400250 |  |  | mV |
|  | VOUT dropout voltage | $\mathrm{l}_{\text {OUT }}=-15.8 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$, device not switching |  |  |  | mV |
|  | LED1/2/3 input leakage current | $\mathrm{V}_{\text {LED } 1 / 2 / 3}=\mathrm{V}_{\text {OUT }}=5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+85^{\circ} \mathrm{C}$ |  | 0.1 | 4 | $\mu \mathrm{A}$ |
|  | INDLED input leakage current | $\mathrm{V}_{\text {INDLED }}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| LED TEMPERATURE MONITORING |  |  |  |  |  |  |
| $\mathrm{I}_{\text {O(TS }}$ | Temperature Sense Current Source | Thermistor bias current | 23.8 |  |  | $\mu \mathrm{A}$ |
|  | TS Resistance (Warning Temperature) | LEDWARN bit = 1 | 39 | 44.5 | 50 | k $\Omega$ |
|  | TS Resistance (Hot Temperature) | LEDHOT bit = 1 | 12.5 | 14.5 | 16.5 | k $\Omega$ |
| SDA, SCL, GPIO/PG, Tx-MASK, STRB0, STRB1, NRESET |  |  |  |  |  |  |
| $\mathrm{V}_{(\text {IH) }}$ | High-level input voltage |  | 1.2 |  |  | V |
| $\mathrm{V}_{\text {(IL) }}$ | Low-level input voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{(\mathrm{OL})}$ | Low-level output voltage (SDA) | $\mathrm{ILL}=8 \mathrm{~mA}$ |  |  | 0.3 | V |
|  | Low-level output voltage (GPIO) | $\mathrm{DIR}=1, \mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ | 0.3 |  |  |  |
| $\mathrm{V}_{(\mathrm{OH})}$ | High-level output voltage (GPIO) | DIR $=1$, GPIOTYPE $=0, \mathrm{I}_{\mathrm{OH}}=8 \mathrm{~mA}$ | $\mathrm{V}_{\text {IN }}-0.4$ |  |  | V |
| $\mathrm{l}_{\text {(LKG) }}$ | Logic input leakage current | Input connected to VIN or GND, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+85^{\circ} \mathrm{C}$ | 0.01 |  | 0.1 | $\mu \mathrm{A}$ |
| RPD | STRB0, STRB1 pull-down resistance | STRB0, STRB15 0.4 V |  | 400 |  | $\mathrm{k} \Omega$ |
|  | NRESET pull-down resistance | NRESET $\leq 0.4 \mathrm{~V}$ |  | 400 |  | k $\Omega$ |
|  | Tx-MASK pull-down resistance | Tx-MASK $\leq 0.4 \mathrm{~V}$ |  | 400 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{(\text {IN })}$ | SDA Input Capacitance | SDA = VIN or GND |  | 9 |  | pF |
|  | SCL Input Capacitance | SCL $=$ VIN or GND |  | 4 |  | pF |
|  | GPIO/PG Input Capacitance | DIR $=0, \mathrm{GPIO} / \mathrm{PG}=\mathrm{VIN}$ or GND |  | 9 |  | pF |
|  | STRB0 Input Capacitance | STRB0 = VIN or GND |  | 3 |  | pF |
|  | STRB1 Input Capacitance | STRB1 = VIN or GND |  | 3 |  | pF |
|  | NRESET Input Capacitance | NRESET = VIN or GND |  | 3.5 |  | pF |
|  | Tx-MASK Input Capacitance | Tx-MASK = VIN or GND |  | 4 |  | pF |

[^1]
## ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise noted the specification applies for $V_{I N}=3.6 \mathrm{~V}$ over an operating junction temp. $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq 125^{\circ} \mathrm{C}$; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIMING |  |  |  |  |  |  |
| $\mathrm{t}_{\text {NRESET }}$ | Reset pulse width |  | 10 |  |  | $\mu \mathrm{s}$ |
|  | Start-up time | From shutdown into video light mode $\mathrm{I}_{\text {LED }}=150 \mathrm{~mA}$ |  | 1.2 |  | ms |
|  | LED current settling time ${ }^{(1)}$ triggered by a rising edge on STRB0 | $\begin{aligned} & \text { MODE_CTRL[1:0] }=10 \\ & \mathrm{~L}_{\text {LED2 } 2}=\text { from } 0 \mathrm{~mA} \text { to } 950 \mathrm{~mA} \end{aligned}$ |  | 500 |  | $\mu \mathrm{s}$ |
|  | LED current settling time ${ }^{(1)}$ triggered by Tx-MASK | $\begin{aligned} & \text { MODE_CTRL[1:0] = } 10 \\ & \text { l LED2 }^{2}=\text { from } 950 \mathrm{~mA} \text { to } 150 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 20 |  | $\mu \mathrm{s}$ |

(1) Settling time to $\pm 15 \%$ of the target value.
$I^{2}$ C INTERFACE TIMING CHARACTERISTICS ${ }^{(1)}$

|  | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {(SCL) }}$ | SCL Clock Frequency | Standard mode |  | 100 | kHz |
|  |  | Fast mode |  | 400 | kHz |
|  |  | High-speed mode (write operation), $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max |  | 3.4 | MHz |
|  |  | High-speed mode (read operation), $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max |  | 3.4 | MHz |
|  |  | High-speed mode (write operation), $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max |  | 1.7 | MHz |
|  |  | High-speed mode (read operation), $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max |  | 1.7 | MHz |
| $\mathrm{t}_{\text {BuF }}$ | Bus Free Time Between a STOP and START Condition | Standard mode | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD }}$, $\mathrm{t}_{\text {STA }}$ | Hold Time (Repeated) START Condition | Standard mode | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 600 |  | ns |
|  |  | High-speed mode | 160 |  | ns |
| tow | LOW Period of the SCL Clock | Standard mode | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 160 |  | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 320 |  | ns |
| $\mathrm{thIGH}^{\text {l }}$ | HIGH Period of the SCL Clock | Standard mode | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 600 |  | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 60 |  | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 120 |  | ns |
| $\mathrm{t}_{\text {SU }}, \mathrm{t}_{\text {STA }}$ | Setup Time for a Repeated START Condition | Standard mode | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 600 |  | ns |
|  |  | High-speed mode | 160 |  | ns |
| $t_{\text {Su }}, \mathrm{t}_{\text {DAT }}$ | Data Setup Time | Standard mode | 250 |  | ns |
|  |  | Fast mode | 100 |  | ns |
|  |  | High-speed mode | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}, \mathrm{t}_{\text {DAT }}$ | Data Hold Time | Standard mode | 0 | 3.45 | $\mu \mathrm{s}$ |
|  |  | Fast mode | 0 | 0.9 | $\mu \mathrm{s}$ |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 0 | 70 | ns |
|  |  | High-speed mode, $\mathrm{C}_{B}-400 \mathrm{pF}$ max | 0 | 150 | ns |
| $\mathrm{t}_{\mathrm{RCL}}$ | Rise Time of SCL Signal | Standard mode | $20+0.1 C_{B}$ | 1000 | ns |
|  |  | Fast mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 10 | 40 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 20 | 80 | ns |

[^2]
## $I^{2} \mathrm{C}$ INTERFACE TIMING CHARACTERISTICS ${ }^{(1)}$ (continued)

|  | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCL} 1}$ | Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT | Standard mode | $20+0.1 \mathrm{C}_{\mathrm{B}}$ | 1000 | ns |
|  |  | Fast mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 20 | 160 | ns |
| $\mathrm{t}_{\text {FCL }}$ | Fall Time of SCL Signal | Standard mode | $20+0.1 \mathrm{C}_{\mathrm{B}}$ | 300 | ns |
|  |  | Fast mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 10 | 40 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 20 | 80 | ns |
| $t_{\text {RDA }}$ | Rise Time of SDA Signal | Standard mode | $20+0.1 C_{B}$ | 1000 | ns |
|  |  | Fast mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 20 | 160 | ns |
| $\mathrm{t}_{\text {FDA }}$ | Fall Time of SDA Signal | Standard mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | Fast mode | $20+0.1 C_{B}$ | 300 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ max | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ max | 20 | 160 | ns |
| $\mathrm{tsu}_{\text {S }}$, $\mathrm{tsto}^{\text {de }}$ | Setup Time for STOP Condition | Standard mode | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast mode | 600 |  | ns |
|  |  | High-speed mode | 160 |  | ns |
| $\mathrm{C}_{B}$ | Capacitive Load for SDA and SCL |  |  | 400 | pF |

## $I^{2} \mathrm{C}$ TIMING DIAGRAMS



Figure 2. Serial Interface Timing for F/S-Mode


」 = mcs Current Source Pull-Up
$\int=\mathbf{R}_{(\mathrm{P})}$ Resistor Pull-Up
Note A: First rising edge of the SCLH signal after Sr and after each acknowledge bit.
Figure 3. Serial Interface Timing for H/S-Mode

## DEVICE INFORMATION

Table 2. PIN FUNCTIONS

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AVIN | E4 | I | This is the input voltage pin of the device. Connect directly to the input bypass capacitor. |
| VOUT | A2 | O | This is the output voltage pin of the converter. |
| LED1 | E2 | 1 | LED return input (current sinks). This feedback pin regulates the LED current through the internal sense resistor by regulating the voltage across it. Connect to the cathode of the white LEDs. |
| LED2 | E1 | 1 |  |
| LED3 | E3 | I |  |
| STRB0 | B4 | I | LED1/2/3 enable logic input. This pin can be used to enable/disable the high-power LEDs connected to the device. <br> STRB0 = LOW: LED1, LED2 and LED3 current regulators are turned off. <br> STRB0 = HIGH: LED2, LED2 and LED3 current regulators are active. The LED current level (video light or flash current) is defined according to the STRB1 logic level. |
| NRESET | B3 | I | Master hardware reset input. <br> NRESET = LOW: The device is forced in shutdown mode and the $\mathrm{I}^{2} \mathrm{C}$ control I/F and all internal control registers are reset. <br> NRESET = HIGH: The device is operating normally under the control of the $\mathrm{I}^{2} \mathrm{C}$ interface. |
| SCL | B2 | 1 | Serial interface clock line. This pin must not be left floating and must be terminated. |
| SDA | B1 | I/O | Serial interface address/data line. This pin must not be left floating and must be terminated. |
| GPIO/PG | D4 | I/O | This pin can either be configured as a general purpose input/output pin (GPIO) or either as an open-drain or a push-pull output to signal when the converters output voltage is within the regulation limits (PG). Per default, the pin is configured as an open-drain power-good output. |
| TS | C4 | I | NTC resistor connection. This pin can be used to monitor the LED temperature. Connect a $220 \mathrm{k} \Omega$ NTC resistor from the TS input to ground. In case this functionality is not desired, the TS input should be tied to AVIN or left floating. |
| INDLED | A1 | O | This pin provides a constant current source to drive low $\mathrm{V}_{F}$ LEDs. Connect to LED anode. |
| STRB1 | D3 | I | LED current level selection input. Pulling this input high disables the video light watchdog timer. STRB1 = LOW: flash mode is enabled. <br> STRB1 $=$ HIGH: video light mode is enabled. |
| Tx-MASK | C3 | I | RF PA synchronization control input. Pulling this pin high turns the LED from flash to video light operation, thereby reducing almost instantaneously the peak current loading from the battery. |
| SW | $\begin{aligned} & \mathrm{C} 1 \\ & \mathrm{C} 2 \\ & \hline \end{aligned}$ | I/O | Inductor connection. Drain of the internal power MOSFET. Connect to the switched side of the inductor. SW is high impedance during shutdown. |
| PGND | $\begin{aligned} & \text { D1 } \\ & \text { D2 } \end{aligned}$ |  | Power ground. Connect to AGND underneath IC. |
| AGND | $\begin{aligned} & \text { A3 } \\ & \text { A4 } \end{aligned}$ |  | Analog ground. |

Figure 4. PIN ASSIGNMENTS


## FUNCTIONAL BLOCK DIAGRAM



## TIMER BLOCK DIAGRAM



PARAMETER MEASUREMENT INFORMATION


List of Components:
L $=2.2 \mu \mathrm{H}$, Wuerth Elektronik WE-TPC Series
$\mathrm{C}_{\mathrm{l}}, \mathrm{C}_{\mathrm{O}}=10 \mu \mathrm{~F} 6.3 \mathrm{~V}$ X5R 0603 - TDK C1605X5R0J106MT
NTC $=220 \mathrm{k} \Omega$, muRata NCP18WM224J03RB

## TYPICAL CHARACTERISTICS

| TABLE OF GRAPHS |  | FIGURE |
| :---: | :---: | :---: |
| LED Power Efficiency | vs. Input Voltage | Figure 5, Figure 6 |
| DC Input Current | vs. Input Voltage | Figure 7 |
| LED Current | vs. LED Pin Headroom Voltage | Figure 8, Figure 9 |
| LED Current | vs. LED Current Digital Code | Figure 10, Figure 11, Figure 12, Figure 13 |
| INDLED Current | vs. LED Pin Headroom Voltage | Figure 14 |
| Voltage Mode Efficiency | vs. Output Current | Figure 15, Figure 16 |
| DC Output Voltage | vs. Output Current | Figure 17, Figure 18 |
| Maximum Output Current | vs. Input Voltage | Figure 19 |
| DC Pre-Charge Current | vs. Differential Input-Output Voltage | Figure 20, Figure 21 |
| Supply Current | vs. Input Voltage | Figure 22 |
| Temperature Detection Threshold |  | Figure 23, Figure 24 |
| Junction Temperature | vs. Port Voltage | Figure 25 |
| Flash Sequence |  | Figure 26 |
| Tx-Masking Operation |  | Figure 27, Figure 28, Figure 29 |
| Low-Light Dimming Mode Operation |  | Figure 30 |
| PWM Operation |  | Figure 31 |
| PFM Operation |  | Figure 32 |
| Down-Mode Operation (Voltage Mode) |  | Figure 33 |
| Voltage Mode Load Transient Response |  | Figure 34 |
| Start-up Into video Light Operation |  | Figure 35 |
| Start-up Into Voltage Mode Operation |  | Figure 36 |



TYPICAL CHARACTERISTICS (continued)


Figure 7. DC Input Current vs. Input Voltage


Figure 9. LED1+LED3 Current
LED1+LED3 Pin Headroom Voltage


Figure 8. LED2 Current
vs.
LED2 Pin Headroom Voltage


Figure 10. LED2 Current
LED2 Current Digital Code

TYPICAL CHARACTERISTICS (continued)


Figure 11. LED1, LED3 Current vs.
LED1, LED3 Current Digital Code


Figure 13. LED1, LED3 Current vs.
LED1, LED3 Current Digital Code


Figure 12. LED2 Current
LED2 Current Digital Code


Figure 14. INDLED Current
vs.
INDLED Pin Headroom Voltage

TYPICAL CHARACTERISTICS (continued)


Figure 15. Efficiency
vs.
Output Current


Figure 17. DC Output Voltage
vs.
Load Current


Figure 16. Efficiency
Output Current


Figure 18. DC Output Voltage
Load Current

TYPICAL CHARACTERISTICS (continued)


Figure 19. Maximum Output Current vs. Input Voltage


Figure 21. DC Pre-Charge Current
vs.
Differential Input-Output Voltage


Figure 20. DC Pre-Charge Current vs.
Differential Input-Output Voltage


Figure 22. Supply Current vs. Input Voltage

TYPICAL CHARACTERISTICS (continued)


Figure 23. Temperature Detection Threshold


Figure 24. Temperature Detection Threshold


Figure 25. Junction Temperature
Port Voltage

## TYPICAL CHARACTERISTICS (continued)



Figure 26. FLASH SEQUENCE (STRB1=0)


Figure 28. Tx-MASKING OPERATION (STRB1=0)


Figure 27. Tx-MASKING OPERATION (STRB1=0)


Figure 29. Tx-MASKING OPERATION (STRB1=0)

## TYPICAL CHARACTERISTICS (continued)


t - Time $=10 \mu \mathrm{~s} / \mathrm{div}$
Figure 30. LOW-LIGHT DIMMING MODE OPERATION


Figure 32. PFM OPERATION


Figure 31. PWM OPERATION


$$
\mathrm{t} \text { - Time }=\mathbf{2 \mu \mathrm { s } / \mathrm { div }}
$$

Figure 33. DOWN-MODE OPERATION (VOLTAGE MODE)

TYPICAL CHARACTERISTICS (continued)


Figure 34. VOLTAGE MODE LOAD TRANSIENT RESPONSE


Figure 35. START-UP INTO video LIGHT OPERATION


Figure 36. START-UP INTO VOLTAGE MODE OPERATION

## DETAILED DESCRIPTION

- OPERATION
- VIDEO LIGHT AND FLASH OPERATION
- voltage mode
- PRIVACY INDICATOR
- SAFE OPERATION AND PROTECTION FEATURES
- POWER-SAVE MODE OPERATION, EFFICIENCY
- START-UP SEQUENCE
- NRESET INPUT: HARDWARE ENABLE / DISABLE
- SHUTDOWN
- SERIAL INTERFACE DESCRIPTION


## OPERATION

The TPS6131x family is an integrated solution with a wide feature set for driving up to three LEDs for still-camera flash and video-camera lighting applications. It employs a 2 MHz fixed on-time, PWM current-mode converter to generate the output voltage required to drive up to three high-power LEDs in parallel. The device integrates an NMOS-switch power stage and a synchronous PMOS rectifier. The device also implements a set of linear lowside current regulators to control the LED current when the battery voltage is higher than the diode forward voltage.
The high efficiency boost converter stage and LED forward voltage adoption ensure lowest device input current for a given LED output current.
A special circuit disconnects the load from the battery during shutdown of the converter. In conventional synchronous-rectifier circuits, the back-gate diode of the high-side PMOS is forward biased in shutdown, allowing current to flow from the battery to the output. The TPS6131x prevents this by disconnecting the cathode of the back-gate diode of the high-side PMOS from the source when the regulator is in shutdown.

The TPS6131x device not only operates as a regulated current source, but also as a standard voltage-boost regulator featuring a power-save mode for improved efficiency at light loads. If the input voltage is higher than the programmed output voltage, a down mode is implemented that acts similarly to an LDO.
The power stage is capable of supplying a maximum total current of roughly 1500 mA . The TPS6131x provides three constant-current sinks, capable of sinking up to $2 x 400 \mathrm{~mA}$ (LED1 and LED3) and 800mA (LED2) in flash mode.


Figure 37. TPS6131x States
Special effort is taken for safe operation and robust system integration. The battery voltage can be monitored so that the flash current is not increased if the battery voltage drops by a programmable threshold. Internal timers limit the flash on-time to prevent potential camera-engine software errors, and a video light watchdog acts in a similar fashion. Multiple monitoring features (LED and die temperature, input voltage droop etc.) keep the device and LEDs operating properly.

The TPS6131x integrates an $I^{2} \mathrm{C}$ compatible interface allowing transfers up to $3.4 \mathrm{Mbits} / \mathrm{s}$ for controlling the device, featuring low-speed mode, standard mode and high-speed mode compatible operation. Additionally, basic functions can be triggered by dedicated hardware input signals, such as STRB0 and STRB1 for triggering the flash or video lighting with zero latency.

## VIDEO LIGHT AND FLASH STROBE OPERATION

The TPS6131x devices drive one, two or three LEDs for video light and flash application. The video light and flash operation can either be triggered by an $I^{2} \mathrm{C}$ software command or by means of dedicated, zero latency hardware signals.

## LED Hardware Setup

The TPS6131x device utilizes LED forward-voltage sensing circuitry on LED1-3 pins to optimize the power-stage boost ratio for maximum efficiency. Due to the nature of the sensing circuitry, it is not recommended to leave any of the LED1-3 pins unused if the operation has been selected via ENLED[3:1] bits. Leaving LED1-3 pins unconnected, while the respective ENLEDx bits have been set, forces the control loop into high gain, and eventually trips the output overvoltage protection. Figure 38 shows the recommend LED setup for a single, dual or triple-LED application.


Figure 38. White LED Hardware Setup Options
The LED1-3 inputs may be connected together to drive one or two LEDs at higher currents. Connecting the current sink inputs in parallel does not affect the internal operation of the TPS6131x. For best operation, it is recommended to disable the LED inputs that are not connected. (see the ENLED[3:1] bits description in REGISTER5 DESCRIPTION).
The video light currents are individually programmed via the video light control bits DCL13[2:0] and DCL2[2:0] , the flash currents via FC2[5:0] and FC13[4:0] bits accordingly. If, for single or dual LED application as shown in Figure 38, current sinks are connected to each other and enabled, the resulting video / flash current will be the sum of the programmed currents.

## Triggering Video Light and Flash

For most flexible system integration, the TPS6131x offers several options for activating the video light and flash. Depending on the settings of the MODE_CTRL[1:0] bits, the device can enter different modes of operation. It offers the option of triggering the video light and flash via hardware signals (STRB0, STRB1) or software $I^{2} \mathrm{C}$ command. The flash-signal hardware trigger can be on the leading-edge, turning on for the programmed flash on time, or level sensitive, turning on for as long as the signal is logic high.
The TPS6131x flash timer is programmed via the STIM[2:0] and SELSTIM bits. If the flash is fired by a risingedge trigger or by an $1^{2} \mathrm{C}$ command, the timer defines the flash duration. If the flash is fired by a level-sensitive trigger, the timer defines the maximum flash-on duration, and overrides the hardware signal if the programmed on-time is exceeded.

For video lighting, a watchdog timer is implemented; this must be refreshed within 13.0 seconds. This function can be disabled, as described below.

MODE_CTRL[1:0] $=01$ The STRB0, STRB1 inputs are disabled. The device regulates the LED current in video light mode (DCLC bits) regardless of the STRB0, STRB1 inputs and the START_FLASH/TIMER (SFT) bit. To avoid device shutdown because of the video light safety timeout, MODE_CTRL[1:0] must be refreshed within less than 13.0 seconds (STRB1 = 0). The video light watchdog timer can be disabled by pulling the STRB1 signal high.
MODE_CTRL[1:0] = $10 \quad$ The STRB0, STRB1 inputs are enabled. The flash pulse can be triggered by these synchronization signals, or by a software command (START_FLASH/TIMER (SFT) bit). The LEDs are enabled/disabled according to the STRB0, STRB1 input. The flash safety timer is activated, and the video light watchdog timer is disabled.

The dual-wire camera-module interface STRB0 and STRB1 inputs are used for selecting the video light (STRB1 $=1)$ or flash $(S T R B 1=0)$ mode. The STRB0 signal then triggers the video light or flash, depending on the state of STRB1. The STT bit defines if the flash trigger is level sensitive (STT $=0$ ), or fired on the rising edge (STT = 1).

## Level-Sensitive Flash Trigger (STT = 0)

In this mode, the high-power LEDs are driven at the flash-current level and the safety timer (STIM) is running. The maximum duration of the flash pulse is defined in the STIM[2:0] register.
The safety timer is triggered on rising edge and stopped by a negative logic on the synchronization source (STRB0, STRB1 $=0$ ) or by a timeout event (TO bit).


Figure 39. Hardware Synchronized Video Light and flash Strobe

## Rising-Edge Flash Trigger (STT = 1)

In this mode, the high-power LEDs are driven at the flash current level and the safety timer (STIM) is running. The duration of the flash pulse is defined in the STIM[2:0] register.
The flash strobe is started either by a rising edge on the synchronization source (STRB0 $=1$, STRB1 $=0$ ) or by a positive transition on the START-FLASH/TIMER (SFT) bit (STRB0 $=1$, STRB1 $=0$ ). Once running, the timer ignores all kind of triggering signals and only stops after a timeout (TO). START-FLASH/TIMER (SFT) bit is being reset by the timeout (TO) signal.


Figure 40. Edge Sensitive Timer (Single Trigger Event)

## VOLTAGE MODE

In this mode, the TPS6131x operates as a standard voltage-boost regulator, featuring power-save mode for improved efficiency under light loads. The voltage-mode operation is enabled by software control by setting the mode-control bit MODE_CTRL[1:0] = 11 . The device regulates a constant output voltage according to the OV[3:0] bit settings (between 3.825 V and 5.7 V in 125 mV steps). In voltage mode, the LED current sinks LED1-3 are turned off.
The TPS6131x integrates a software control bit (ENVM bit) that can be used to force the converter to run in voltage mode. This enables the converter to operate at a fixed programmed output voltage (according to the $\mathrm{OV}[3: 0]$ settings) while operating the LEDs.
Table 3 provides an overview of the different voltage mode variations.
Table 3. Voltage Mode Description

| INTERNAL REGISTER <br> SETTINGS MODE_CTRL[1:0] | ENVM <br> BIT | OPERATING MODES |
| :---: | :---: | :--- |
| 11 | 0 | LEDs are turned off and the converter operate in voltage-regulation mode (VM); the output <br> voltage is set via register OV[3:0]. |
| 00 | 1 | The converter operates in voltage-regulation mode (VM); the output voltage is set via the <br> register OV[3:0]. The LEDs are turned-on for video light operation and the energy is being <br> directly transferred from the battery to the output. The LED currents are regulated by the means <br> of the low-side current sinks. |
| 01 | 1 | The converter operates in the voltage-regulation mode (VM); the output voltage is set via the <br> register OVV3:0]. The LED currents are regulated by the low-side current sinks. The LEDs are <br> ready for flash operation. |
| 10 | 1 | LEDs are turned off and the converter operates in the voltage regulation mode (VM); the output <br> voltage is set via the register OV[3:0]. |
| 11 |  |  |

## Down mode in voltage mode operation

In general, a boost converter only regulates output voltages which are higher than the input voltage. The TPS6131x can regulate 4.2 V at the output with an input voltage as high as 5.5 V . To control these applications properly, a down-conversion mode is implemented.
In voltage-regulation mode, if the input voltage reaches or exceeds the output voltage, the converter changes to down-conversion mode. In this mode, the control circuit changes the behavior of the rectifying PMOS. It sets the voltage drop across the PMOS as high as needed to regulate the output voltage. This increases the power losses in the converter, and must be taken into account for thermal design. The down-conversion mode is automatically turned off as soon as the input voltage falls to approximately 200 mV below the output voltage.
For proper operation in down-conversion mode the output voltage should not be programmed higher than approximately 5.3 V . Care should be taken not to violate the absolute maximum ratings at the SW pins.

## Power Good Indication

The TPS6131x integrates a power-good circuit that is activated when the device operates in voltage-regulation mode (MODE_CTRL[1:0] = 11 or ENVM = 1). In shutdown mode (MODE_CTRL[1:0] = 00, ENVM = 0 ), the GPIO/PG pin state is defined below, according to the GPIOTYPE bit:

| GPIOTYPE | GPIO/PG SHUTDOWN STATE |
| :---: | :---: |
| 0 | Reset/pulled to ground |
| 1 | Open-drain |

Depending on the GPIO/PG output stage type selection (i.e., push-pull or open-drain), the polarity of the powergood output signal (PG) can be inverted or not. The power-good software bit and hardware signal polarity is defined below:

| GPIOTYPE | PG BIT | GPIO/PG OUTPUT PORT | COMMENTS |
| :---: | :---: | :---: | :---: |
| $0:$ push-pull output | 0 | 0 |  |
|  | 1 | 1 | Output is active-low |
| 1: open-drain output | 0 | Open-drain |  |
|  | 1 | Low |  |

The power-good signal is true when the output voltage is within $-1.5 \%$ and $+2.5 \%$ of its nominal value. Conversely, it is false when the voltage-mode operation is suspended (MODE_CTRL[1:0] $\neq 11$ and ENVM $=0$ ).


Figure 41. Power Good Operation (DIR = 1, GPIOTYPE =1)
The TPS6131x device uses a control architecture that "recycles" excess energy that might be stored in the output capacitor. By reversing the operation of the boost power stage, the converter is capable of transferring energy from its output back into the input source. In this case, the power-good signal is de-asserted while the output voltage is decreasing towards its target value (i.e., the closest fit voltage the converter can support.

## PRIVACY INDICATOR

The privacy indicator functionality can be used to indicate when a person is being photographed or filmed. The TPS6131x device offers two options of privacy indication: A dedicated pin driving an additional privacy indicator LED or using the white LEDs with pulse width modulation.

## Dedicated LED Privacy Indicator

The TPS6131x device provides a high-side linear constant current source to drive low $\mathrm{V}_{\mathrm{F}}$ LEDs. The LED current is directly regulated off the battery and can be controlled via the INDC[3:0] bits, ranging 2.6 mA to 15.8 mA in 7 programable current steps.
The device can drive two possible hardware configurations shown in Figure 42 and Figure 43. In Figure 42 the TPS6131x device drives a privacy indicator LED towards ground.


Figure 42. Configuration 1


Figure 43. Configuration 2

The TPS6131x device also allows a path for driving a privacy indicator LED that is reverse biased to the white flash LED, see Figure 43. To do so, the output of the converter (VOUT) is pulled to ground thus allowing a reverse current to flow. This mode of operation is only possible when the converter's power stage is in shutdown (MODE_CTRL[1:0] = 00, ENVM = 0).

## White LED Privacy Indicator

The TPS6131x device features white LED drive capability at very low light intensity. To generate a reduced LED average current, the device employs a 30 kHz fixed-frequency PWM modulation scheme. The PWM timer uses the internal oscillator as reference clock, therefore the PWM modulating frequency shows the same accuracy as the internal reference clock. Operation is shown in the Timer Block Diagram.
The video light current is modulated with a duty cycle defined by the INDC[3:0] bits. The low light dimming mode can only be activated in the software-,controlled video-light-only mode (MODE_CTRL[1:0] = 01 , ENVM $=1$ ), and applies to the LEDs selected via ENLED[3:1] bits. In this mode, the video light safety-timeout feature is disabled.


Figure 44. PWM Dimming Principle

## SAFE OPERATION AND PROTECTION FEATURES

## LED Temperature Monitoring (Finger-Burn Protection)

The TPS6131x device optionally monitors the LED temperature. Critical temperatures are handled in two stages reflected by two bits: LEDWARN provides an early warning to the camera engine, LEDHOT immediately suspends the flash operation.
The LED temperature is sensed by measuring the voltage drop of a negative-temperature-coefficient resistor connected between the TS and AGND pins. An internal current source provides the bias (c.a. $24 \mu \mathrm{~A}$ ) for the NTC, and the TS pin voltage is compared to internal thresholds ( 1.05 V and 0.345 V ) to protect the LEDs against overheating. See the Application Information section for choosing the NTC.
The temperature-monitoring blocks are explicitly active in video light or flash modes. In voltage-mode operation [MODE_CTRL[1:0] = 11], the device only activates the TS input when the ENTS bit is set high.
The LEDWARN and LEDHOT bits reflect the LED temperature. The LEDWARN bit is set when the voltage at the TS pin is lower than 1.05 V . This threshold corresponds to an LED warning temperature value; device operation is still permitted. While regulating LED current (i.e. video light or flash modes), the LEDHOT bit is latched when the voltage at the TS pin is lower than 0.345 V . This threshold corresponds to an excessive LED temperature value; device operation is immediately suspended, (MODE_CTRL[1:0] bits are reset, and the HOTDIE[1:0] bits are set).

## LED Failure Modes (Open / Short Detection) and Overvoltage Protection

The TPS6131x devices incorporate protection features to indicate if the connected LED(s) are failing. These protections cover overvoltage conditions, which are caused by a failing LED showing open circuit behavior, as well as short circuit conditions caused by a failing LED or further reasons causing a short circuit condition. If such failure conditions occur, these are indicated by setting a failure detection flag. Furthermore, the maximum current drawn from the output is limited and can be programmed by the current-limit setting.

## LED open circuit detection / Over Voltage Protection

If the connected LED(s) fail showing an open circuit behavior or are disconnected, the VOUT output voltage must be limited to prevent the step-up converter from exceeding critical values. An overvoltage protection is implemented to avoid the output voltage exceeding critical values for the device and possibly for the system it is supplying. For this protection the TPS6131x output voltage is monitored internally. The TPS6131x device limits $\mathrm{V}_{\text {OUT }}$ according to the overvoltage protection settings (refer to OVP specification). In this failure mode, $\mathrm{V}_{\text {OUT }}$ is either limited to 4.65 V (typ.) or 6.0 V (typ.) and the HIGH-POWER LED FAILURE [HPLF] flag is set. The OVP threshold depends on the programmed output voltage [OV].

| OVP THRESHOLD | OPERATING CONDITIONS |
| :---: | :---: |
| 4.65 V typ. | $0000 \leq$ OV $[3: 0] \leq 0100$ |
| 6.0 V typ. | $0101 \leq$ OV[3:0] $\leq 1111$ |

## Short Circuit Protection

The TPS6131x devices incorporate double protection to protect the device and application circuit from short circuit conditions occurring between VOUT and the current sinks LED1..3.
If a short circuit condition occurs while the LED(s) are operated, the low side current sinks LED1, LED2, LED3 limit the maximum output current as programmed for the video-light mode or flash mode respectively. If a short circuit condition occurs, the current sinks increase their input resistance to prevent excessive current to be drawn. Furthermore, the HIGH-POWER LED FAILURE flag (HPLF) is set to indicate the short circuit condition. (HPLF) is triggered if the LED forward voltage drops below 1.23 V typically. The second protection is the current limit, which generally limits the current drawn from VOUT. See the Current Limit section.

## LED Current Ramp-Up/Down

To achieve smooth LED current waveforms and avoid excessive battery voltage drop, the TPS6131x device actively controls the LED current ramp-up / down sequence.

Table 4. LED Current Ramp-Up/Down Control vs Operating Mode

| LED CURRENT RAMP-UP | $\mathrm{I}_{\text {STEP }}=25 \mathrm{~mA}$ |
| :--- | :--- |
|  | $\mathrm{I}_{\text {RISE }}=12 \mu \mathrm{~s}$ |
|  | Slew-rate $\times 2.1 \mathrm{~mA} / \mu \mathrm{s}$ |
| LED CURRENT RAMP-DOWN | $\mathrm{I}_{\text {STEP }}=25 \mathrm{~mA}$ |
|  | $\mathrm{t}_{\text {FALL }}=0.5 \mu \mathrm{~s}$ |
|  | Slew-rate $\times 50 \mathrm{~mA} / \mu \mathrm{s}$ |



Figure 45. LED Current Slew-Rate Control

## Battery Voltage Droop Monitoring and Protection

During a high-power flash strobe, the battery voltage usually drops by a few hundred millivolts. To prevent the battery voltage from collapsing too much, the TPS6131x devices integrates a battery voltage droop monitoring feature to automatically limit the flash current if the battery voltage drops more than a programmable threshold.
The battery voltage droop monitoring feature can be enabled/disabled via the ENBATMON bit.
At the very beginning of the flash strobe, the device measures the battery voltage and sets a minimum battery voltage threshold based on the tolerable droop (refer to BATDROOP[2:0] bits). While the LED current is increasing to the target flash current (see FC13[4:0] and FC2[5:0] bits), a comparator monitors the actual battery voltage and stops the ramp-up sequence when the droop exceeds the limit. Operation is understood best by referring to the functional block diagram and to Figure 46.
The battery voltage droop monitor feature is automatically disabled during a Tx-MASK event.



Figure 46. Battery Voltage Droop Monitoring / LED Current Control Principle (STRB1 = 0, Tx-BASE $=1$ )

## Undervoltage Lockout

The undervoltage lockout circuit prevents the device from error conditions at low input voltages. It prevents the converter from turning on the switch-MOSFET, or rectifier-MOSFET for battery voltages below 2.3 V . The $1^{2} \mathrm{C}$ compatible interface is fully functional down to 2.1 V input voltage.

## Hot Die Detection and Thermal Shutdown

The TPS6131x device offers two levels of die temperature monitoring and protection, which are hot die detection and thermal shutdown functionality. The hot die detector (HOTDIE[1:0] bits) reflects the instantaneous junction temperature. This functionality is always enabled except when the device is in shutdown mode.

The hot die detector monitors the junction temperature but does not shut down the device. It provides an early warning to the camera engine to avoid excessive power dissipation thus preventing from thermal shutdown during the next high-power flash strobe.

As soon as the junction temperature $\mathrm{T}_{\mathrm{J}}$ exceeds $160^{\circ} \mathrm{C}$ typical, the device goes into thermal shutdown. In this mode, the power stage and the low-side current regulators are turned off, the HOTDIE[1:0] bits are set and can only be reset by a read access. In the voltage mode operation (MODE_CTRL[1:0] = 11 or ENVM $=1$ ), the device continues its operation when the junction temperature falls below $140^{\circ} \mathrm{C}$ typ. again. In the current regulation mode (i.e., video light or flash modes), device operation is suspended.

Table 5. Die Temperature Bits

| HOTDIE[1:0] | $\mathbf{T}_{\mathbf{J}}$ |
| :---: | :---: |
| 00 | $<55^{\circ} \mathrm{C}$ |
| 01 | $55^{\circ} \mathrm{C}<=\mathrm{T}_{\mathrm{J}}<=70^{\circ} \mathrm{C}$ |
| 10 | $>70^{\circ} \mathrm{C}$ |
| 11 | Thermal shutdown tripped. The bit is reset after read access |

## Current Limit

The TPS6131x devices employ a programmable inductor-current limit. This allows choosing inductors with different saturation-current ratings. Furthermore, this provides protection against a shorted inductor, or if the inductance value has dramatically dropped. This protects the battery from excessively-high current drain.
The current limit circuit employs a valley current sensing scheme. The detection threshold is user selectable via the ILIM bit. The ILIM bit can only be set prior to entering operation, i.e. initial shutdown state.

Figure 47 illustrates the inductor and rectifier current waveforms during current limit operation. The output current, IOUT, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off time is lengthened to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism).

Both the output voltage and the switching frequency are reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current (lout(CL), before entering current limit operation, can be defined as:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{OUT}(\mathrm{CL})}=(1-\mathrm{D}) \times\left(\mathrm{I}_{\mathrm{VALLEY}}+\frac{1}{2} \Delta \mathrm{I}_{\mathrm{L}}\right) \text { with } \Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~L}} \times \frac{\mathrm{D}}{f} \text { and } \mathrm{D} \approx \frac{\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\mathbb{I N}}}{\mathrm{V}_{\text {OUT }}} \tag{1}
\end{equation*}
$$

The TPS6131x device also provides a negative current limit ( $\approx 300 \mathrm{~mA}$ ) to prevent an excessive reverse inductor current when the power stage sinks current from the output in the forced continuous-conduction mode.


Figure 47. Inductor/Rectifier Currents in Current Limit Operation

Table 6. Inductor Current Limit Operation

| CURRENT LIMIT SETTING |  | ILIM BIT |
| :---: | :---: | :---: |
| TPS61310 | TPS61311 |  |
| 1250 mA | 1800 mA | Low |
| 1750 mA | 2480 mA | High |

## Flash Blanking (Tx-Mask) for Instantaneous Flash-Current Reduction

The TPS6131x devices offer a dedicated hardware signal input (Tx-Mask) that can be used to reduce the flash current to the programmed video light level instantaneously.
This feature can be used to reduce the overall current drawn from the battery if other system components require high energy simultaneously, e.g. during a RF PA transmission pulse.

The Tx-MASK function has no influence on the safety timer duration.


Figure 48. Synchronized Flash With Blanking Periods (STRB1 = 0)

## POWER-SAVE MODE OPERATION, EFFICIENCY

The TPS6131x integrates a power-save mode to improve efficiency under light loads. In power-save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with one-to-several pulses and returns to power-save mode once the output voltage exceeds the set threshold voltage.


Figure 49. Operation in PFM Mode and Transfer to PWM Mode
The power-save mode can be enabled and disabled via the ENPSM bit. In down conversion mode, power-save mode is always active and the device cannot be forced into fixed frequency operation at light loads.
The LED sense voltage has a direct effect on converter efficiency. Because the voltage across the low-side current regulator does not contribute to the output power (LED brightness), the lower the sense voltage the higher the efficiency will be.

The integrated current control loop automatically selects the minimum boost ratio to maintain regulation based on the LED forward voltage and current requirements. The low-side current regulators drop the voltage difference between the input voltage and the LEDs forward voltage $\left(\mathrm{V}_{\text {F(LED) }}<\mathrm{V}_{\mathbb{I}}\right)$. When running in boost mode $\left(\mathrm{V}_{\mathrm{F} \text { (LED) }}>\right.$ $\mathrm{V}_{\mathrm{IN}}$ ), the voltage present at the LED1-3 pins of the low-side current regulators is typically 400 mV , leading to high power conversion efficiency. Depending on the input voltage and the LEDs forward voltage characteristic the converter efficiency is approximately $75 \%$ to $90 \%$.

## START-UP SEQUENCE

To avoid high inrush current during start-up, special care is taken to control the inrush current. When the device enables, the internal startup cycle starts with the first step, the pre-charge phase.
During pre-charge, the rectifying switch is turned on until the output capacitor is either charged to a value close to the input voltage or $\approx 3.3 \mathrm{~V}$, whichever occurs first. The rectifying switch is current-limited during that phase. The current limit increases with decreasing input-to-output voltage difference. This circuit also limits the output current under output short-circuit conditions.
After having pre-charged the output capacitor, the device starts switching, and increases its current limit in three steps of typically $25 \mathrm{~mA}, 250 \mathrm{~mA}$ and full current limit (ILIM setting). The current-limit transition from the first to the second step occurs after 1 ms of operation. Full current limit operation is set once the output voltage has reached its regulation limits. In this mode, the active balancing circuit is disabled.

## NRESET INPUT: HARDWARE ENABLE / DISABLE

The TPS6131x family features a hardware reset pin (NRESET). This reset pin allows the device to be disabled by an external controller without requiring an $I^{2} \mathrm{C}$ write command. Under normal operation, the NRESET pin should be held high to prevent an unwanted reset. When the NRESET is driven low, the $I^{2} \mathrm{C}$ control interface and all internal control registers are reset to the default states and the part enters shutdown mode.

## SHUTDOWN

Writing 00 to MODE_CTRL[1:0] bits forces the device into shutdown. The shutdown state can only be entered when the voltage regulation ( $\mathrm{ENVM}=0$ ) and light modes are both turned off.
In the shutdown state:

- The regulator stops switching.
- The high-side PMOS disconnects the load from the input.
- The LEDx pins are high impedance thus eliminating any DC conduction path.
- The TPS6131x device actively discharges the output capacitor when it turns off.


## SERIAL INTERFACE DESCRIPTION

$1^{2} C^{\top M}$ is a 2 -wire serial interface developed by Philips Semiconductor, now NXP Semiconductors (see $1^{2} \mathrm{C}$-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the $I^{2} \mathrm{C}$ compatible devices connect to the $I^{2} \mathrm{C}$ bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.
The TPS6131x device works as a slave and supports the following data transfer modes, as defined in the $I^{2} \mathrm{C}$ Bus Specification: standard mode ( 100 kbps ) and fast mode ( 400 kbps ), and high-speed mode ( 3.4 Mbps ). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 2.1 V .
The data transfer protocol for standard and fast modes is exactly the same, therefore they are referred to as F/Smode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as HSmode. The TPS6131x device supports 7 -bit addressing; 10-bit addressing and general call address are not supported. The device 7bit address is defined as '011 0011'.

## F/S-Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 50 . All $I^{2} \mathrm{C}$-compatible devices should recognize a start condition.


Figure 50. START and STOP Conditions
The master then generates the SCL pulses, and transmits the 7 -bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master checks for valid data. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 51). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 52) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.


Figure 51. Bit Transfer on the Serial Interface
The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0 ). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9 -bit valid data sequences consisting of 8 -bit data and 1 -bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 50). This releases the bus and stops the communication link with the addressed slave. All ${ }^{2} \mathrm{C}$ compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.


Figure 52. Acknowledge on the $\mathrm{I}^{2} \mathrm{C}$ Bus


Figure 53. Bus Protocol

## H/S-Mode Protocol

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps . No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.

## TPS6131x $I^{2} \mathrm{C}$ Update Sequence

The TPS6131x requires a start condition, a valid $I^{2} C$ address, a register address byte, and a data byte for a single update. After the receipt of each byte, TPS6131x device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid ${ }^{2} \mathrm{C}$ address selects the TPS6131x. TPS6131x performs an update on the falling edge of the acknowledge signal that follows the LSB byte.


From Master to TPS6131x
A = Acknowledge
$\square$ From TPS6131x to Master

```
S = START condition
Sr = REPEATED START condition
```

Figure 54. : "Write" Data Transfer Format in F/S-Mode


Figure 55. "Read" Data Transfer Format in F/S-Mode


Figure 56. Data Transfer Format in $\mathrm{H} / \mathrm{S}-\mathrm{Mode}$

## Slave Address Byte

| MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{A 1}$ | $\mathbf{A 0}$ |

The slave address byte is the first byte received following the START condition from the master device.

## Register Address Byte

| MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 00 | D2 | D1 | D0 |

Following the successful acknowledgment of the slave address, the bus master will send a byte to the TPS6131x, which will contain the address of the register to be accessed.

## REGISTER DESCRIPTIONS

## REGISTERO DESCRIPTION

Memory location: 0x00

| Description | RESET | FREE | DCLC13[2:0] |  |  | DCLC2[2:0] |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default value | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |


| Bit | Description |
| :---: | :---: |
| RESET | Register Reset bit. <br> 0 : Normal operation. <br> 1: Default values are set to all internal registers. |
| DCLC13[2:0] | Video Light Current Control bits (LED1/3). 000: 0mA. ${ }^{(1)}{ }^{(2)}$ <br> 001: 25mA <br> 010: 50mA <br> 011: 75mA <br> 100: 100mA <br> 101: 125mA <br> 110: 150mA <br> 111: 175mA |
| DCLC2[2:0] | Video Light Current Control bits (LED2). <br> 000: 0mA. ${ }^{(1)}{ }^{(2)}$ <br> 001: 25mA <br> 010: 50 mA <br> 011: 75mA <br> 100: 100mA <br> 101: 125mA <br> 110: 150 mA , 225 mA current level can be activated simultaneously with Tx-MASK $=1$ <br> 111: $175 \mathrm{~mA}, 325 \mathrm{~mA}$ current level can be activated simultaneously with Tx-MASK $=1$ |

(1) LEDs are off, $\mathrm{V}_{\text {OUT }}$ set according to $\mathrm{OV}[3: 0]$.
(2) When DCLC2[2:0] and DCLC13[2:0] are both reset, the device operates in voltage regulation mode. The output voltage is set according to $\mathrm{OV}[3: 0]$.

## REGISTER1 DESCRIPTION

## Memory location: 0x01

| Description | MODE_CTRL[1:0] |  | FC2[5:0] |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |


| Bit | Description |
| :---: | :---: |
| MODE_CTRL[1:0] | Mode Control bits. <br> 00: Device in shutdown mode. <br> 01: Device operates in video light mode. <br> 10: Device operates in flash mode. <br> 11: Device operates as constant voltage source. <br> To avoid device shutdown by video light safety timeout, MODE_CTRL[1:0] bits need to be refreshed within less than 13.0s. <br> Writing to REGISTER1[7:6] automatically updates REGISTER2[7:6]. |
| FC2[5:0] | Flash Current Control bits (LED2). ```000000: 0mA. (1) (2) 000001: 25mA 000010:50mA 000011:75mA 000100: 100mA 000101: 125mA 000110: 150mA 000111: 175mA 001000: 200mA 001001: 225mA 001010: 250mA 001011: 275mA 001100: 300mA 001101: 325mA 001110: 350mA 001111: 375mA 010000: 400mA 010001: 425mA 010010: 450mA 010011: 475mA 010100:500mA 010101: 525mA 010110: 550mA 010111: 575mA 011000: 600mA 011001: 625mA 011010: 650mA 011011: 675mA 011100: 700mA 011101:725mA 011110: 750mA 011111:775mA 100000 ... 111111: 800mA``` |

(1) LEDs are off, $\mathrm{V}_{\text {OUT }}$ set according to $\mathrm{OV}[3: 0]$.
(2) When FC13[4:0] and FC2[5:0] are both reset, the device operates in voltage regulation mode. The output voltage is set according to OV[3:0].

## REGISTER2 DESCRIPTION

## Memory location: 0x02

| Description | MODE_CTRL[1:0] |  | ENVM | FC13[4:0] |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default value | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |


| Bit | Description |
| :---: | :---: |
| MODE_CTRL[1:0] | Mode Control bits. <br> 00: Device in shutdown mode. <br> 01: Device operates in video light mode. <br> 10: Device operates in flash mode. <br> 11: Device operates as constant voltage source. <br> To avoid device shutdown by video light safety timeout, MODE_CTRL[1:0] bits need to be refreshed within less than 13.0s. <br> Writing to REGISTER2[6:5] automatically updates REGISTER1[6:5]. |
| ENVM | Enable Voltage Mode bit. <br> 0 : Normal operation. <br> 1: Forces the device into a constant voltage source. <br> In read mode, the ENVM bit is automatically updated to reflect the logic state of the ENVM input pin. |
| FC13[4:0] | Flash Current Control bits (LED1/3). ```00000: OmA. (1) (2) 00001:25mA 00010: 50mA 00011:75mA 00100:100mA 00101: 125mA 00110: 150mA 00111:175mA 01000: 200mA 01001: 225mA 01010: 250mA 01011: 275mA 01100: 300mA 01101:325mA 01110:350mA 01111:375mA 10000 ... 11111: 400mA``` |

(1) LEDs are off, $\mathrm{V}_{\text {OUT }}$ set according to OV[3:0].
(2) When FC13[4:0] and FC2[5:0] are both reset, the device operates in voltage regulation mode. The output voltage is set according to OV[3:0].

## REGISTER3 DESCRIPTION

## Memory location: 0x03

| Description |  |  | STIM[2:0] |  |  | HPLF | SELSTIM (W) <br> TO (R) | STT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Dx-MASK |
| Memory type | R/W | R/W | R/W | R | R | R/W | R/W | R/W |
| Default value | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |


| Bit | Description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STIM[2:0] | Safety Timer bits. |  |  |  |  |  |
|  | STIM[2:0] | RANGE 0 | RANGE 1 | STIM[2:0] | RANGE 0 | RANGE 1 |
|  | 000 | 68.2 ms | 5.3 ms | 100 | 204.5 ms | 26.6 ms |
|  | 001 | 102.2 ms | 10.7 ms | 101 | 340.8 ms | 32.0 ms |
|  | 010 | 136.3 ms | 16.0 ms | 110 | 579.3 ms | 37.3 ms |
|  | 011 | 170.4 ms | 21.3 ms | 111 | 852 ms | 71.5 ms |

## HPFL High-Power LED Failure flag.

0 : Proper LED operation.
1: LED failed (open or shorted).
High-power LED failure flag is reset after readout
SELSTIM Safety Timer Selection Range (Write Only).
0 : Safety timer range 0.
1: Safety timer range 1.
TO Time-Out Flag (Read Only).
0: No time-out event occurred.
1: Time-out event occurred. Time-out flag is reset at re-start of the safety timer.
STT Safety Timer Trigger bit.
0 : LED safety timer is level sensitive.
1: LED safety timer is rising edge sensitive.
This bit is only valid for MODE_CTRL[1:0] = 10.
SFT Start/Flash Timer bit.
In write mode, this bit initiates a flash strobe sequence. Notice that this bit is only active when STRB0 input is high.
0 : No change in the high-power LED current.
1: High-power LED current ramps to the flash current level.
In read mode, this bit indicates the high-power LED status.
0: High-power LEDs are idle.
1: Ongoing high-power LED flash strobe.
Tx-MASK Flash Blanking Control bit.
In write mode, this bit enables/disables the flash blanking/LED current reduction function.
0 : Flash blanking disabled.
1: LED current is reduced to video light level when Tx-MASK input is high.
In read mode, this flag indicates whether or not the flash masking input has been activated. Tx-MASK flag is reset after readout of the flag.
0 : No flash blanking event occurred.
1: Tx-MASK input triggered.

## REGISTER4 DESCRIPTION

## Memory location: 0x04

| Description | PG | HOTDIE[1:0] |  | ILIM | INC[3:0] |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R | R | R/W | R/W | R/W | R/W | R/W |
| Default value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



INDC[3:0] Indicator Light Control bits.

| INDC[3:0] | PRIVACY INDICATOR <br> INDLED CHANNEL |  |
| :---: | :--- | :--- |
| 0000 | Privacy indicator turned off |  |
| 0001 | INDLED current $=2.6 \mathrm{~mA}^{(2)}$ |  |
| 0010 | INDLED current $=5.2 \mathrm{~mA}^{(2)}$ |  |
| 0011 | INDLED current $=7.9 \mathrm{~mA}^{(2)}$ |  |
| 0100 | Privacy indicator turned off |  |
| 0101 | INDLED current $=5.2 \mathrm{~mA}^{(2)}$ |  |
| 0110 | INDLED current $=$ <br> $10.4 \mathrm{~mA}^{(2)}$ |  |
| 0111 | INDLED current $=15.8 \mathrm{~mA}$ <br> $(2)$ |  |


| INDC[3:0] | PRIVACY INDICATOR <br> LED1-3 CHANNELS |
| :---: | :--- |
| 1000 | $5 \%$ PWM dimming ratio |
| 1001 | $11 \%$ PWM dimming ratio |
| 1010 | $17 \%$ PWM dimming ratio |
| 1011 | $23 \%$ PWM dimming ratio |
| 1100 | $30 \%$ PWM dimming ratio |
| 1101 | $36 \%$ PWM dimming ratio |
| 1110 | $48 \%$ PWM dimming ratio |
| 1111 | $67 \%$ PWM dimming ratio |

(1) This mode of operation can only be activated for MODE_CTRL[1:0] = 01 \& ENVM $=1$.
(2) The output node (VOUT) is internally pulled to ground.

## REGISTER5 DESCRIPTION

Memory location: 0x05

| Description | SELFCAL | ENPSM | $\begin{gathered} \text { DIR (W) } \\ \text { STSTRB1 (R) } \end{gathered}$ | GPIO | GPIOTYPE | ENLED3 | ENLED2 | ENLED1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default value | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| Bit | Description |  |  |  |  |  |  |  |
| SELFCAL | High-Current LED Forward Voltage Self-Calibration Start bit. <br> In write mode, this bit enables/disables the output voltage vs. LED forward voltage/current self-calibration procedure. <br> 0 : Self-calibration disabled. <br> 1: Self-calibration enabled. |  |  |  |  |  |  |  |
| ENPSM | Enable / Disable Power-Save Mode bit. <br> 0: Power-save mode disabled. <br> 1: Power-save mode enabled. |  |  |  |  |  |  |  |
| STSTRB1 | STRB1 Input Status bit (Read Only). <br> This bit indicates the logic state on the STRB1 state. |  |  |  |  |  |  |  |
| DIR | GPIO Direction bit. <br> 0 : GPIO configured as input. <br> 1: GPIO configured as output. |  |  |  |  |  |  |  |
| GPIO | GPIO Port Value. <br> This bit contains the GPIO port value. |  |  |  |  |  |  |  |
| GPIOTYPE | GPIO Port Type. <br> 0 : GPIO is configured as push-pull output. <br> 1: GPIO is configured as open-drain output. |  |  |  |  |  |  |  |
| ENLED3 | Enable / Disable High-Current LED3 bit. <br> 0 : LED3 input is disabled. <br> 1: LED3 input is enabled. |  |  |  |  |  |  |  |
| ENLED2 | Enable / Disable High-Current LED2 bit. <br> 0 : LED2 input is disabled. <br> 1: LED2 input is enabled. |  |  |  |  |  |  |  |
| ENLED1 | Enable / Disable High-Current LED1 bit. <br> 0 : LED1 input is disabled. <br> 1: LED1 input is enabled. |  |  |  |  |  |  |  |

## REGISTER6 DESCRIPTION

Memory location: 0x06

| Description | ENTS | LEDHOT | LEDWARN | LEDHDR | OV[3:0] |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D0 |
| Memory type | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | R | R | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |
| Default value | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |


| Bit | Description |
| :---: | :---: |
| ENTS | Enable / Disable LED Temperature Monitoring. <br> 0 : LED temperature monitoring disabled. <br> 1: LED temperature monitoring enabled. |
| LEDHOT | LED Excessive Temperature Flag. <br> This bit can be reset by writing a logic level zero. <br> $0:$ TS input voltage $>0.345 \mathrm{~V}$. <br> 1: TS input voltage $<0.345 \mathrm{~V}$. |
| LEDWARN | LED Temperature Warning Flag (Read Only). <br> This flag is reset after readout. <br> 0 : TS input voltage $>1.05 \mathrm{~V}$. <br> 1: TS input voltage $<1.05 \mathrm{~V}$. |
| LEDHDR | LED High-Current Regulator Headroom Voltage Monitoring bit. <br> This bit returns the headroom voltage status of the LED high-current regulators. This value is being updated at the end of a flash strobe, prior to the LED current ramp-down phase. <br> 0 : Low headroom voltage. <br> 1: Sufficient headroom voltage. |
| ov[3:0] | Output Voltage Selection bits. <br> In read mode, these bits return the result of the high-current LED forward voltage self-calibration procedure. In write mode, these bits are used to set the target output voltage (refer to voltage regulation mode). In applications requiring dynamic voltage control, care should be take to set the new target code after voltage mode operation has been enabled (MODE_CTRL[1:0] = 11 and/or ENVM bit = 1). |


| OV[3:0] | Target Output Voltage |
| :---: | :---: |
| 0000 | 3.825 V |
| 0001 | 3.950 V |
| 0010 | 4.075 V |
| 0011 | 4.200 V |
| 0100 | 4.325 V |
| 0101 | 4.450 V |
| 0110 | 4.575 V |
| 0111 | 4.700 V |
| 1000 | 4.825 V |
| 1001 | 4.950 V |
| 1010 | 5.075 V |
| 1011 | 5.200 V |
| 1100 | 5.325 V |
| 1101 | 5.450 V |
| 1110 | 5.575 V |
| 1111 | 5.700 V |

## REGISTER7 DESCRIPTION

Memory location: 0x07

| Description | ENBATMON | BATDROOP[2:0] |  | FREE |  | REVID[2:0] |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Memory type | R/W | R/W | R/W | R/W | R/W | R | R | R |
| Default value | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |


| Bit | Description |
| :--- | :--- |
| ENBATMON | Enable / Disable Battery Voltage Droop Monitoring Bit |
|  | 0: Battery voltage droop monitoring disabled. |
|  | 1: Battery voltage droop monitoring enabled. |
| BATDROOP[2:0] | Battery Voltage Droop |
|  | $000: 50 \mathrm{mV}$ |
|  | $001: 75 \mathrm{mV}$ |
|  | $010: 100 \mathrm{mV}$ |
|  | $011: 125 \mathrm{mV}$ |
|  | $100: 150 \mathrm{mV}$ |
|  | $101: 175 \mathrm{mV}$ |
|  | $110: 200 \mathrm{mV}$ |
|  | $111: 225 \mathrm{mV}$ |
|  | Silicon Revision ID |

## APPLICATION INFORMATION

- INDUCTOR SELECTION
- INPUT CAPACITOR
- OUTPUT CAPACITOR
- NTC SELECTION
- CHECKING LOOP STABILITY
- LED FLASH CURRENT LEVEL OPTIMIZATION vs. BATTERY DROOP
- LED FORWARD VOLTAGE CALIBRATION
- LAYOUT CONSIDERATIONS
- THERMAL INFORMATION
- TYPICAL APPLICATIONS


## INDUCTOR SELECTION

A boost converter requires two main passive components for storing energy during the conversion. A boost inductor and a storage capacitor at the output are required.
The TPS6131x device integrates current-limit protection circuitry. The valley current of the PMOS rectifier is sensed to limit the maximum current flowing through the synchronous rectifier and the inductor. The valley peak current limit ( $1250 \mathrm{~mA} / 1750 \mathrm{~mA}$ ) is user selectable via the $\mathrm{I}^{2} \mathrm{C}$ interface.
In order to optimize solution size the TPS6131x device has been designed to operate with inductance values between a minimum of $1.3 \mu \mathrm{H}$ and maximum of $2.9 \mu \mathrm{H}$. In typical high-current white LED applications a $2.2 \mu \mathrm{H}$ inductance is recommended.
The highest peak current through the inductor and the power switch depends on the output load, the input and output voltages. The maximum average inductor current and the maximum inductor peak current can be estimated using Equation 2 and Equation 3:

$$
\begin{align*}
& I_{L} \approx I_{\text {OUT }} \times \frac{V_{\text {OUT }}}{\eta \times V_{\text {IN }}}  \tag{2}\\
& I_{\text {LPEAK })}=\frac{V_{\text {IN }} \times D}{2 \times f \times L}+\frac{I_{\text {OUT }}}{(1-D) \times \eta} \text { with } D=\frac{V_{\text {OUT }}-V_{\text {IN }}}{V_{\text {OUT }}} \tag{3}
\end{align*}
$$

With
$\mathrm{f}=$ switching frequency $(2 \mathrm{MHz})$
L = inductance value $(2.2 \mu \mathrm{H})$
$\eta=$ estimated efficiency (85\%)
The losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency.

Table 7. List of Inductors

| MANUFACTURER | SERIES | DIMENSIONS | ILIM SETTINGS |
| :--- | :--- | :--- | :---: |
| TOKO | DFE322512 | $3.2 \mathrm{~mm} \times 2.5 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ max height | 2480 mA (typ.) |
| TDK | VLF3014AT | $2.6 \mathrm{~mm} \times 2.8 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ max. height |  |
| COILCRAFT | LPS3015 | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ max. height | 1250 mA (typ.) |
| MURATA | LQH2HPN | $2.5 \mathrm{~mm} \times 2.0 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ max. height |  |
| TOKO | FDSE0312 | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ max. height | 1750 mA (typ.) |
| MURATA | $3.2 \mathrm{~mm} \times 2.5 \mathrm{~mm} \times 1.0 \mathrm{~mm}$ max. height |  |  |

## INPUT CAPACITOR

For good input-voltage filtering, low ESR ceramic capacitors are recommended. A $10 \mu \mathrm{~F}$ input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. The input capacitor should be placed as close as possible to the input pin of the converter.

## OUTPUT CAPACITOR

The major parameter necessary to define the output capacitor is the maximum allowed output-voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero, by using Equation 4 :

$$
\begin{equation*}
\mathrm{C}_{\text {min }} \approx \frac{\mathrm{IOUT} \times(\text { VOUT }-\mathrm{VIN})}{\mathrm{f} \times \Delta \mathrm{V} \times \text { VOUT }} \tag{4}
\end{equation*}
$$

Parameter $f$ is the switching frequency and $\Delta \mathrm{V}$ is the maximum allowed ripple.
With a chosen ripple voltage of 10 mV , a minimum capacitance of $10 \mu \mathrm{~F}$ is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 5:

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {ERR }}=\mathrm{l}_{\text {OUT }} \times \mathrm{R}_{\text {ESR }} \tag{5}
\end{equation*}
$$

The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. Additional ripple is caused by load transients. This means that the output capacitor has to completely supply the load during the charging phase of the inductor. A reasonable value of the output capacitance depends on the speed of the load transients and the load current during the load change.
For the standard current white LED application, a minimum of $3 \mu \mathrm{~F}$ effective output capacitance is usually required when operating with $2.2 \mu \mathrm{H}$ (typ) inductors. For solution size reasons, this is usually one or more X5R/X7R ceramic capacitors.
Depending on the material, size and therefore margin to the rated voltage of the used output capacitor, degradation on the effective capacitance can be observed. This loss of capacitance is related to the DC bias voltage applied. It is therefore always recommended to check that the selected capacitors are showing enough effective capacitance under real operating conditions.

## NTC SELECTION

The TPS6131x requires a negative thermistor (NTC) for sensing the LED temperature. Once the temperature monitoring feature is activated, a regulated bias current (c.a. $24 \mu \mathrm{~A}$ ) is driven out of the TS port to produce a voltage across the thermistor.
If the temperature of the NTC-thermistor rises due to the heat dissipated by the LED, the voltage on the TS input pin decreases. When this voltage goes below the "warning threshold", the LEDWARN bit in REGISTER6 is set. This flag is cleared by reading the register.
If the voltage on the TS input decreases further and falls below "hot threshold", the LEDHOT bit in REGISTER6 is set and the device goes automatically in shutdown mode to avoid damaging the LED. This status is latched until the LEDHOT flag gets cleared by software.
The selection of the NTC-thermistor value strongly depends on the power dissipated by the LED and all components surrounding the temperature sensor and on the cooling capabilities of each specific application. With a $220 \mathrm{k} \Omega$ (at $25^{\circ} \mathrm{C}$ ) thermistor, the valid temperature window is set between $60^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$. The temperature window can be enlarged by adding external resistors to the TS pin application circuit. In order to obtain proper triggering of the LEDWARN and LEDHOT flags in noisy environments, the TS signal may require additional filtering capacitance.


Figure 57. Temperature Monitoring Characteristic

Table 8. List of Negative Thermistor (NTC)

| MANUFACTURER | PART NUMBER | VALUE |
| :---: | :---: | :---: |
| MURATA | NCP18WM224J03RB | $220 \mathrm{k} \Omega$ |

## CHECKING LOOP STABILITY

The first step of circuit and stability evaluation is to examine the following signals from a steady-state perspective:

- Switching node, SW
- Inductor current, $\mathrm{I}_{\mathrm{L}}$
- Output ripple voltage, $\mathrm{V}_{\text {OUT(AC) }}$

These are the basic signals that must be measured when evaluating a switching converter. If the switching waveform shows large duty-cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of improper board layout and/or L-C combination.
As a next step in the evaluation of the regulation loop, test the load transient response. VOUT can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. With no ringing, the loop has usually more than $45^{\circ}$ of phase margin.
Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $\left.r_{\mathrm{DS}(o n)}\right)$ that are temperature dependant, the loop stability should be analyzed over the input voltage range, output current range, and temperature range.

## LED FLASH CURRENT LEVEL OPTIMIZATION vs. BATTERY DROOP

In cell phone applications, the camera engine is normally specified over an operating temperature range down to $0^{\circ} \mathrm{C}$ or $-10^{\circ} \mathrm{C}$. In order to achieve a reliable system operation, the LED flash current needs to be rated according to the maximum tolerable battery voltage drop (i.e. highest battery impedance, lowest ambient temperature).

To dynamically optimize the LED flash current (i.e. light output) vs. battery state-of-charge and temperature, we could consider the following self-adjustment procedure. This algorithm could be embedded into the autoexposure, auto white-balance or red-eye reduction pre-flash algorithms.


Figure 58. Image Capture Sequence

## - Phase 1: Pre-Flash, Battery Impedance Estimation

The battery voltage usually drops by a few hundreds of millivolts during a high-power flash strobe. For short durations, this voltage droop should not be subject to the battery intrinsic capacitance (i.e. relaxation effect) but rather to its cell impedance.
Based on the state of the Tx-MASK input, the battery voltage drop (during pre-flash) and the LED current level, the base-band processor can compute an estimated cell-impedance value (ESR).
Depending on the ambient temperature, the battery state-of-charge (SoC), the flash (capture) duration and the actual status of the various RF interfaces, the base-band processor can determine a safe battery voltage droop (to be tolerated during the forthcoming strobe sequence) as well as a maximum flash current rating. The maximum flash current setting can be estimated by considering nominal LEDs and approximately $85 \%$ power efficiency in the driver.

## - Phase 2: Battery Loading Monitoring Prior To Image Capture

For a reliable system operation, the base-band processor should make sure that no 'parasitic' high-current load suddenly impacts the budgeted battery voltage sag. The most critical timing is referenced as $\mathrm{t}_{\text {CRIIICAL }}$. The interrupt subroutine (running on the base-band processor) should be ready to detect any 'parasitic' battery load event that could occur prior to the image capture (refer to SFT bit description). In such a situation, the battery voltage droop budget and the maximum LED current settings would need to be revised.


Figure 59. 900mAh, Li-lon Battery Transient Response vs. SoC and Temperature

## LED FORWARD VOLTAGE CALIBRATION

High-power LEDs tend to exhibit a wide forward voltage distribution. The TPS6131x device integrates a selfcalibration procedure that can be used to determine the actually LED forward voltage. The LED forward voltage "in-situ" characterization can be performed at camera engine production test. This data can help to estimate more precisely the actual LED electrical power vs. flash current.
This calibration procedure is meant to start at a minimum output voltage, and can be initiated by writing the SELFCAL bit (preferably with MODE_CTRL[1:0] $=00, E N V M=0$ ). The calibration procedure monitors the sense voltage across the low-side current regulators (according to ENLED[3:1] bits setting) and registers the worst case LED (i.e. the LED featuring the largest forward voltage). The TPS6131x device automatically sweeps through its output voltage range and performs a short duration flash strobe for each step (refer to FC13[4:0] and FC2[5:0] bits settings).
The sequence is stopped as soon as the device detects that each of the low-side current regulators have enough headroom voltage (i.e. 400 mV typ.). The device returns the according output voltage in the register OV[3:0] and sets the SELFCAL bit. This bit is only being reset at the (re-)start of a calibration cycle. In other words, when SELFCAL is asserted the output voltage register (OV[3:0]) returns the result of the last calibration sequence.


Figure 60. LED Forward Voltage Calibration Principle

## LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks.
The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.


Figure 61. Suggested Layout (Top)

## THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the powerdissipation limits of a given component.
Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

Junction-to-ambient thermal resistance is highly dependent on application and board layout. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The maximum junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) of the TPS6131x is $150^{\circ} \mathrm{C}$.
The maximum power dissipation is especially critical when the device operates in the linear down mode at high LED current. For single-pulse power thermal analysis (e.g., flash strobe), the allowable power dissipation for the device is given by Figure 62. These values are derived using the reference design.


Figure 62. Single Pulse Power Capability

## TYPICAL APPLICATIONS



Figure 63. 2x 600mA High Power White LED Solution Featuring Privacy Indicator


Figure 64. 1200mA High Power White LED Solution Featuring 'Back-Drive' Privacy Indicator

## PACKAGE SUMMARY




Note: "ABC" is a place holder for the actual package marking. (See Table 1)

## CHIP SCALE PACKAGE DIMENSIONS

The TPS6131x device is available in a 20-bump chip scale package (YFF, NanoFree ${ }^{\text {TM }}$ ). The package dimensions are given as:

- $\mathrm{D}=2170 \pm 30 \mu \mathrm{~m}$
- $E=1928 \pm 30 \mu \mathrm{~m}$


## REVISION HISTORY

## Changes from Revision A (October 2010) to Revision B <br> Page

- Changed $V_{\text {UVLO }}$ to max value from 2.35V to 2.4V. .............................................................................................................. 3
- Added $T_{J}=+25^{\circ} \mathrm{C}$, to $\mathrm{V}_{\mathrm{DO}}$ test conditions, max value from 200 mV to 250 mV . .................................................................... 4
- Updated SFT bit description. .............................................................................................................................................. 37
- Updated LED forward voltage calibration description. ....................................................................................................... 48

Changes from Revision B (September 2011) to Revision C Page

- Added revision letter C to literature number ......................................................................................................................... 1
- Added TPS61311 to ordering table ....................................................................................................................................... 2
- Added Current Limit Setting for TPS61311 ......................................................................................................................... 28
- Added current limit setting for TPS61311 in register map ................................................................................................ 38


## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> (iameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS61310YFFR | DSBGA | YFF | 20 | 3000 | 180.0 | 8.4 | 2.2 | 2.35 | 0.8 | 4.0 | 8.0 | Q1 |
| TPS61310YFFT | DSBGA | YFF | 20 | 250 | 180.0 | 8.4 | 2.2 | 2.35 | 0.8 | 4.0 | 8.0 | Q1 |
| TPS61311YFFFR | DSBGA | YFF | 20 | 3000 | 180.0 | 8.4 | 2.2 | 2.35 | 0.8 | 4.0 | 8.0 | Q1 |
| TPS61311YFFT | DSBGA | YFF | 20 | 250 | 180.0 | 8.4 | 2.2 | 2.35 | 0.8 | 4.0 | 8.0 | Q1 |


*All dimensions are nomina

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS61310YFFR | DSBGA | YFF | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS61310YFFT | DSBGA | YFF | 20 | 250 | 210.0 | 185.0 | 35.0 |
| TPS61311YFFR | DSBGA | YFF | 20 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS61311YFFT | DSBGA | YFF | 20 | 250 | 210.0 | 185.0 | 35.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. NanoFree ${ }^{T M}$ package configuration.

D The package size (Dimension $D$ and $E$ ) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
E. Reference Product Data Sheet for array population.
$5 \times 4$ matrix pattern is shown for illustration only.
F. This package contains Pb -free balls.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^1]:    (1) Verified by characterization. Not tested in production.

[^2]:    (1) Specified by design. Not tested in production.

