











LMR23615-Q1

SNVSAS5-MARCH 2018

## LMR23615-Q1 SIMPLE SWITCHER® 36-V, 1.5-A Synchronous Step-Down Converter


#### **Features**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4A
- 4-V to 36-V Input Range
- 1.5-A Continuous Output Current
- Integrated Synchronous Rectification
- 60-ns Minimum Switch-On Time
- Internal Compensation for Ease of Use
- Adjustable Switching Frequency
- PFM Mode at Light Load
- Frequency Synchronization to External Clock
- Soft Start into a Prebiased Load
- High Duty-Cycle Operation Supported
- Output Short-Circuit Protection With Hiccup Mode
- 12-Pin WSON Wettable Flanks Package with PowerPAD™
- Create a Custom Design Using the LMR23615-Q1 With the WEBENCH® Power Designer

## 2 Applications

- Automotive Infotainment: Clusters, Head Unit, Heads-Up Display
- **USB** Charging
- General Off-Battery Power Application

#### Simplified Schematic



## 3 Description

The LMR23615-Q1 SIMPLE SWITCHER® is an easyto-use 36 V, 1.5 A synchronous step-down regulator. With a wide input range from 4 V to 36 V, the device is suitable for various applications from industrial to automotive for power conditioning from unregulated sources. Peak-current-mode control is employed to achieve simple control loop compensation and cycleby-cycle current limiting. A quiescent current of 75 µA makes it suitable for battery-powered systems. An ultra-low 2-µA shutdown current can further prolong battery life. Internal loop compensation means that the user is free from the tedious task of loop compensation design. This also minimizes the external components.


An extended family is available in 2.5-A (LMR23625-Q1) and 3-A (LMR23630-Q1) load-current options in pin-to-pin compatible packages allowing simple, optimum PCB layout. A precision enable input allows simplification of regulator control and system power sequencing. Protection features include cycle-byhiccup-mode short-circuit current limit, protection, and thermal shutdown due to excessive power dissipation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMR23615-Q1	WSON (12)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Efficiency vs Load, V<sub>IN</sub> = 12 V



SNVSAS5 - MARCH 2018 www.ti.com



## **Table of Contents**

1	Features 1		7.3 Feature Description	10
2	Applications 1		7.4 Device Functional Modes	16
3	Description 1	8	Application and Implementation	17
4	Revision History2		8.1 Application Information	17
5	Pin Configuration and Functions		8.2 Typical Applications	17
6	Specifications4	9	Power Supply Recommendations	23
•	6.1 Absolute Maximum Ratings 4	10	Layout	23
	6.2 ESD Ratings		10.1 Layout Guidelines	23
	6.3 Recommended Operating Conditions4		10.2 Layout Example	25
	6.4 Thermal Information	11	Device and Documentation Support	26
	6.5 Electrical Characteristics		11.1 Device Support	26
	6.6 Timing Characteristics		11.2 Receiving Notification of Documentation Upda	ates 26
	6.7 Switching Characteristics		11.3 Community Resources	26
	6.8 Typical Characteristics		11.4 Trademarks	26
7	Detailed Description9		11.5 Electrostatic Discharge Caution	26
•	7.1 Overview 9		11.6 Glossary	26
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	27


## 4 Revision History


DATE	REVISION	NOTES
March 2018	*	Initial release

Submit Documentation Feedback

SNVSAS5-MARCH 2018 www.ti.com

## 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0 ( )	DESCRIPTION
1, 2	sw	Р	Switching output of the regulator. Internally connected to both power MOSFETs. Connect to power inductor.
3	воот	Р	Boot-strap capacitor connection for high-side driver. Connect a high-quality, 100-nF capacitor from BOOT to SW.
4	VCC	Р	Internal bias supply output for bypassing. Connect a 2.2-µF, 16-V or higher capacitance bypass capacitor from this pin to AGND. Do not connect external loading to this pin. Never short this pin to ground during operation.
5	FB	Α	Feedback input to regulator, connect the feedback resistor divider tap to this pin.
6	RT	А	Connect a resistor RT from this pin to AGND to program switching frequency. Leave floating for 400-kHz default switching frequency.
7	AGND	G	Analog ground pin. Ground reference for internal references and logic. Connect to system ground.
8	EN/SYNC	А	Enable input to regulator. High = On, Low = Off. Can be connected to VIN. Do not float. Adjust the input undervoltage lockout with two resistors. The internal oscillator can be synchronized to an external clock by coupling a positive pulse into this pin through a small coupling capacitor. See <i>EN/SYNC</i> for detail.
9, 10	VIN	Р	Input supply voltage.
11	NC	N/A	Not for use. Leave this pin floating.
12	PGND	G	Power ground pin, connected internally to the low side power FET. Connect to system ground, PAD, AGND, ground pins of $C_{\text{IN}}$ and $C_{\text{OUT}}$ . Path to $C_{\text{IN}}$ must be as short as possible.
13	PAD	G	Low impedance connection to AGND. Connect to PGND on PCB. Major heat dissipation path of the die. Must be used for heat sinking to ground plane on PCB.

(1) A = Analog, P = Power, G = Ground.

Copyright © 2018, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40°C to +125°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT	
	VIN to PGND	-0.3	42	·	
	EN/SYNC to AGND	-5.5	42		
Input voltages	FB to AGND	-0.3	4.5	V	
	RT to AGND	-0.3	4.5		
	AGND to PGND	-0.3	0.3		
	SW to PGND	-1	V <sub>IN</sub> + 0.3		
Output valtages	SW to PGND less than 10-ns transients	-5	42	V	
Output voltages	BOOT to SW	-0.3	5.5	V	
	VCC to AGND	-0.3	4.5 <sup>(2)</sup>		
Junction temperature, T <sub>J</sub>		-40	150	°C	
Storage temperature, T <sub>stq</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM) (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM)	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 125°C (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN	4	36	
Input voltage	EN/SYNC	<b>-</b> 5	36	V
	FB	-0.3	1.2	
Output voltage, V <sub>OUT</sub>		1	28	V
Output current, I <sub>OUT</sub>		0	1.5	Α
Operating junction temperature, T <sub>J</sub>		-40	125	°C

<sup>(1)</sup> Recommended Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensured specific performance limits. For specified specifications, see *Electrical Characteristics*.

<sup>(2)</sup> In shutdown mode, the VCC to AGND maximum value is 5.25 V.



www.ti.com

#### 6.4 Thermal Information

		LMR23615-Q1	
	THERMAL METRIC <sup>(1)(2)</sup>	DDR (WSON)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	39.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.4	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	16.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY (VIN PIN)					
V <sub>IN</sub>	Operation input voltage		4		36	V
VIN UVLO	Lindon coltono i colcout throuboldo	Rising threshold	3.3	3.7	3.9	V
VIN_UVLO	Undervoltage lockout thresholds	Falling threshold	2.9	3.3	3.5	V
I <sub>SHDN</sub>	Shutdown supply current	$V_{EN} = 0 \text{ V}, V_{IN} = 12 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		2	4	μΑ
IQ	Operating quiescent current (non-switching)	$V_{IN} = 12 \text{ V}, V_{FB} = 1.2 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		75		μΑ
ENABLE (EN	N/SYNC PIN)					
V <sub>EN_H</sub>	Enable rising threshold voltage		1.4	1.55	1.7	V
V <sub>EN_HYS</sub>	Enable hysteresis voltage			0.4		V
V <sub>WAKE</sub>	Wake-up threshold		0.4			V
	land tables a sumer at EN sin	V <sub>IN</sub> = 4 V to 36 V, V <sub>EN</sub> = 2 V		10	100	nA
I <sub>EN</sub>	Input leakage current at EN pin	$V_{IN} = 4 \text{ V to } 36 \text{ V}, V_{EN} = 36 \text{ V}$			1	μΑ
VOLTAGE R	EFERENCE (FB PIN)		•			
M	$V_{IN} = 4 \text{ V to } 36 \text{ V}, T_J = 25^{\circ}\text{C}$	V <sub>IN</sub> = 4 V to 36 V, T <sub>J</sub> = 25°C	0.985	1	1.015	V
$V_{REF}$	Reference voltage	$V_{IN} = 4 \text{ V to } 36 \text{ V}, T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.98	1	1.02	V
I <sub>LKG_FB</sub>	Input leakage current at FB pin	V <sub>FB</sub> = 1 V		10		nA
INTERNAL L	.DO (VCC PIN)					
$V_{CC}$	Internal LDO output voltage			4.1		V
VCC_UVLO	VCC undervoltage lockout	Rising threshold	2.8	3.2	3.6	V
VCC_UVLO	thresholds	Falling threshold	2.4	2.8	3.2	v
CURRENT L	IMIT					
I <sub>HS_LIMIT</sub>	Peak inductor current limit		2.9	3.9	4.9	Α
I <sub>LS_LIMIT</sub>	Valley inductor current limit		1.9	2.5	3.2	Α
I <sub>L_ZC</sub>	Zero cross current limit			-0.04		Α
INTEGRATE	D MOSFETS					
R <sub>DS_ON_HS</sub>	High-side MOSFET ON-resistance	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 1 A		160		$m\Omega$
R <sub>DS_ON_LS</sub>	Low-side MOSFET ON-resistance	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 1 A		95		$m\Omega$
THERMAL S	HUTDOWN					
T <sub>SHDN</sub>	Thermal shutdown threshold		162	170	178	°C
T <sub>HYS</sub>	Hysteresis			15		°C

Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

<sup>(2)</sup> Determine power rating at a specific ambient temperature (T<sub>A</sub>) with a maximum junction temperature (T<sub>J</sub>) of 125°C, which is illustrated in *Recommended Operating Conditions* section.



# TEXAS INSTRUMENTS

## 6.6 Timing Characteristics

Over the recommended operating junction temperature range of -40°C to +125°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
HICCUP MODE					
N <sub>OC</sub> <sup>(1)</sup>	Number of cycles that LS current limit is tripped to enter hiccup mode		64		Cycles
T <sub>OC</sub>	Hiccup retry delay time		10		ms
SOFT START					
T <sub>SS</sub>	Internal soft-start time. The time of internal reference to increase from 0 V to 1 V		6		ms

<sup>(1)</sup> Specified by design.

## 6.7 Switching Characteristics

Over the recommended operating junction temperature range of -40°C to +125°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SW (SW PIN)						
T <sub>ON_MIN</sub>	Minimum turnon time			60	90	ns
T <sub>OFF_MIN</sub> <sup>(1)</sup>	Minimum turnoff time			100		ns
SYNC (EN/SY	(NC PIN)					
$f_{SW}$	Oscillator default frequency	RT pin open circuit	340	400	460	kHz
ı	Minimum adjustable frequency	RT = 198 k $\Omega$ with 1% accuracy	150	200	250	kHz
f <sub>ADJ</sub>	Maximum adjustable frequency	RT = 17.8 k $\Omega$ with 1% accuracy	1750	2150	2425	
f <sub>SYNC</sub>	SYNC frequency range		200		2200	kHz
V <sub>SYNC</sub>	Amplitude of SYNC clock AC signal (measured at SYNC pin)		2.8		5.5	V
T <sub>SYNC_MIN</sub>	Minimum sync clock ON and OFF time			100		ns


<sup>(1)</sup> Specified by design.



www.ti.com

6.8 Typical Characteristics

Unless otherwise specified the following conditions apply:  $V_{IN} = 12 \text{ V}$ ,  $f_{SW} = 1600 \text{ kHz}$ ,  $L = 4.7 \mu\text{H}$ ,  $C_{OUT} = 47 \mu\text{F}$ ,  $T_A = 25 ^{\circ}\text{C}$ .




SNVSAS5 – MARCH 2018 www.ti.com

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 1600 kHz, L = 4.7 $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F,  $T_A$  = 25°C.







Figure 7. Dropout Curve

Figure 8. Dropout Curve







Figure 9. I<sub>Q</sub> vs Junction Temperature

Figure 10. VIN UVLO Rising Threshold vs Junction Temperature






Figure 11. VIN UVLO Hysteresis vs Junction Temperature

Figure 12. HS and LS Current Limit vs Junction Temperature

SNVSAS5-MARCH 2018 www.ti.com

## **Detailed Description**

#### Overview


The LMR23615-Q1 SIMPLE SWITCHER regulator is an easy-to-use synchronous step-down DC/DC converter operating from 4-V to 36-V supply voltage. The device is capable of delivering up to 1.5-A DC load current with good thermal performance in a small solution size. An extended family is available in multiple current options from 1.5 A to 3 A in pin-to-pin compatible packages.

The LMR23615-Q1 employs fixed-frequency peak-current-mode control. The device enters PFM mode at light load to achieve high efficiency. The device is internally compensated, which reduces design time and requires few external components. The switching frequency is adjustable from 200 kHz to 2.2 MHz, leave RT pin open for 400-kHz default switching frequency. The LMR23615-Q1 is capable of synchronization to an external clock within the range of 200 kHz to 2.2 MHz.

Additional features such as precision enable and internal soft start provide a flexible and easy-to-use solution for a wide range of applications. Protection features include thermal shutdown, VIN and VCC undervoltage lockout (UVLO), cycle-by-cycle current limit, and hiccup-mode short-circuit protection.

The family requires very few external components and has a pinout designed for simple, optimum PCB layout.

### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 7.3 Feature Description

## 7.3.1 Fixed-Frequency Peak-Current-Mode Control

The following operating description of the LMR23615-Q1 refers to the Functional Block Diagram and to the waveforms in Figure 13. The LMR23615-Q1 is a step-down synchronous buck regulator with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The LMR23615-Q1 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON-time, the SW pin voltage swings up to approximately  $V_{IN}$ , and the inductor current i<sub>L</sub> increase with linear slope ( $V_{IN} - V_{OLIT}$ ) / L. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of -V<sub>OUT</sub> / L. The control parameter of a buck converter is defined as duty cycle D =  $t_{ON}$  /  $T_{SW}$ , where  $t_{ON}$  is the high-side switch ON-time and  $T_{SW}$  is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:  $D = V_{OUT} / V_{IN}$ .




Figure 13. SW Node and Inductor Current Waveforms in **Continuous Conduction Mode (CCM)** 

The LMR23615-Q1 employs fixed-frequency peak-current-mode control. A voltage feedback loop is used for accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON-time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. The regulator operates with fixed switching frequency at normal load condition. At light load condition, the LMR23615-Q1 operates in PFM mode to maintain high efficiency.

## 7.3.2 Adjustable Frequency

The switching frequency can be programmed by the impedance R<sub>T</sub> from the RT pin to ground. The frequency is inversely proportional to the R<sub>T</sub> resistance. The RT pin can be left floating and the LMR23615 will operate at 400 kHz default switching frequency. The RT pin is not designed to be shorted to ground. For a desired frequency, typical R<sub>T</sub> resistance can be found by Equation 1. Table 1 gives typical R<sub>T</sub> values for a given f<sub>SW</sub>.

$$R_T(k\Omega) = 40200 / f_{SW}(kHz) - 0.6$$
 (1)

Copyright © 2018, Texas Instruments Incorporated



### **Feature Description (continued)**




Figure 14. RT vs Frequency Curve

Table 1. Typical Frequency Setting RT Resistance

f <sub>SW</sub> (kHz)	R <sub>T</sub> (kΩ)
200	200
350	115
500	78.7
750	53.6
1000	39.2
1500	26.1
2000	19.6
2200	17.8

#### 7.3.3 Adjustable Output Voltage

A precision 1-V reference voltage is used to maintain a tightly regulated output voltage over the entire operating temperature range. The output voltage is set by a resistor divider from output voltage to the FB pin. TI recommends using 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the low-side resistor  $R_{FBB}$  for the desired divider current and use Equation 2 to calculate high-side  $R_{FBT}$ .  $R_{FBT}$  in the range from 10 k $\Omega$  to 100 k $\Omega$  is recommended for most applications. A lower  $R_{FBT}$  value can be used if static loading is desired to reduce  $V_{OUT}$  offset in PFM operation. Lower  $R_{FBT}$  reduces efficiency at very light load. Less static current goes through a larger  $R_{FBT}$  and might be more desirable when light load efficiency is critical. But  $R_{FBT}$  larger than 1 M $\Omega$  is not recommended because it makes the feedback path more susceptible to noise. Larger  $R_{FBT}$  value requires more carefully designed feedback path on the PCB. The tolerance and temperature variation of the resistor dividers affect the output voltage regulation.




Figure 15. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$

(2)

SNVSAS5-MARCH 2018 www.ti.com

# **ISTRUMENTS**

#### **7.3.4 EN/SYNC**

The voltage on the EN/SYNC pin controls the ON or OFF operation of LMR23615-Q1. A voltage less than 1 V (typical) shuts down the device while a voltage higher than 1.6 V (typical) is required to start the regulator. The EN pin is an input and cannot be left open or floating. The simplest way to enable the operation of the LMR23615-Q1 is to connect the EN to V<sub>IN</sub>. This allows self-start-up of the LMR23615-Q1 when V<sub>IN</sub> is within the operation range.

Many applications benefit from the employment of an enable divider R<sub>ENT</sub> and R<sub>ENB</sub> (Figure 16) to establish a precision system UVLO level for the converter. System UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. An external logic signal can also be used to drive EN input for system sequencing and protection.




Figure 16. System UVLO by Enable Divider

The EN/SYNC pin also can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the EN/SYNC pin. The AC coupled peak-topeak voltage at the EN/SYNC pin must exceed the SYNC amplitude threshold of 2.8 V (typical) to trip the internal synchronization pulse detector, and the minimum SYNC clock ON- and OFF-times must be longer than 100 ns (typical). A 3.3-V or a higher amplitude pulse signal coupled through a 1-nF capacitor  $C_{\text{SYNC}}$  is a good starting point. Keeping  $R_{\text{ENT}}$  //  $R_{\text{ENB}}$  ( $R_{\text{ENT}}$  parallel with  $R_{\text{ENB}}$ ) in the 100-k $\Omega$  range is a good choice.  $R_{\text{ENT}}$  is required for this synchronization circuit, but  $R_{\text{ENB}}$  can be left unmounted if system UVLO is not needed. LMR23615-Q1 switching action can be synchronized to an external clock from 200 kHz to 2.2 MHz. Figure 18 and Figure 19 show the device synchronized to an external system clock.





Figure 17. Synchronize to External Clock



SNVSAS5-MARCH 2018 www.ti.com



#### 7.3.5 VCC, UVLO

The LMR23615-Q1 integrates an internal LDO to generate V<sub>CC</sub> for control circuitry and MOSFET drivers. The nominal voltage for V<sub>CC</sub> is 4.1 V. The VCC pin is the output of an LDO and must be properly bypassed. Place high-quality ceramic capacitor with a value of 2.2 µF to 10 µF, 16 V or higher rated voltage as close as possible to VCC and grounded to the exposed PAD and ground pins. The VCC output pin must not be loaded or shorted to ground during operation. Shorting VCC to ground during operation may cause damage to the LMR23615-Q1.

VCC UVLO prevents the LMR23615-Q1 from operating until the V<sub>CC</sub> voltage exceeds 3.3 V (typical). The VCC UVLO threshold has 400 mV (typical) of hysteresis to prevent undesired shutdown due to temporary V<sub>IN</sub> drops.

#### 7.3.6 Minimum ON-time, Minimum OFF-time and Frequency Foldback at Dropout Conditions

Minimum ON-time, T<sub>ON MIN</sub>, is the smallest duration of time that the HS switch can be on. T<sub>ON MIN</sub> is typically 60 ns in the LMR23615-Q1. Minimum OFF-time,  $T_{OFF\_MIN}$ , is the smallest duration that the HS switch can be off.  $T_{OFF\_MIN}$  is typically 100 ns in the LMR23615-Q1. In CCM operation,  $T_{ON\_MIN}$  and  $T_{OFF\_MIN}$  limit the voltage conversion range given a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON\ MIN} \times f_{SW} \tag{3}$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF MIN} \times f_{SW}$$
 (4)

Given fixed T<sub>ON MIN</sub> and T<sub>OFF MIN</sub>, the higher the switching frequency the narrower the range of the allowed duty cycle. In the LMR23615-Q1, a frequency foldback scheme is employed to extend the maximum duty cycle when T<sub>OFF MIN</sub> is reached. The switching frequency decreases once longer duty cycle is needed under low V<sub>IN</sub> conditions. Wide range of frequency foldback allows the LMR23615-Q1 output voltage stay in regulation with a much lower supply voltage V<sub>IN</sub>. This leads to a lower effective drop-out voltage.

Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution size and efficiency. The maximum operation supply voltage can be found by:

$$V_{IN\_MAX} = \frac{V_{OUT}}{\left(f_{SW} \times T_{ON\_MIN}\right)}$$
(5)

At lower supply voltage, the switching frequency decreases once Toff MIN is tripped. The minimum VIN without frequency foldback can be approximated by:

$$V_{\text{IN\_MIN}} = \frac{V_{\text{OUT}}}{\left(1 - f_{\text{SW}} \times T_{\text{OFF\_MIN}}\right)}$$
(6)

Taking considerations of power losses in the system with heavy load operation, VIN\_MAX is higher than the result calculated in Equation 5. With frequency foldback, V<sub>IN MIN</sub> is lowered by decreased f<sub>SW</sub>.

Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

SNVSAS5 – MARCH 2018 www.ti.com




Figure 20. Frequency Foldback at Dropout (V<sub>OUT</sub> = 5 V, f<sub>SW</sub> = 2100 kHz)

### 7.3.7 Internal Compensation and CFF

The LMR23615-Q1 is internally compensated as shown in *Functional Block Diagram*. The internal compensation is designed such that the loop response is stable over the entire operating frequency and output voltage range. Depending on the output voltage, the compensation loop phase margin can be low with all ceramic capacitors. An external feed-forward capacitor  $C_{FF}$  is recommended to be placed in parallel with the top resistor divider  $R_{FBT}$  for optimum transient performance.




Figure 21. Feedforward Capacitor for Loop Compensation

The feed-forward capacitor  $C_{FF}$  in parallel with  $R_{FBT}$  places an additional zero before the cross over frequency of the control loop to boost phase margin. The zero frequency can be found by

$$f_{Z_{CFF}} = \frac{1}{(2\pi \times C_{FF} \times R_{FBT})}$$
(7)

An additional pole is also introduced with  $C_{\text{FF}}$  at the frequency of

$$f_{P_{-CFF}} = \frac{1}{\left(2\pi \times C_{FF} \times R_{FBT} // R_{FBB}\right)}$$
(8)

The zero  $f_{Z\_CFF}$  adds phase boost at the crossover frequency and improves transient response. The pole  $f_{P\_CFF}$  helps maintaining proper gain margin at frequency beyond the crossover. Table 2 lists the combination of  $C_{OUT}$ ,  $C_{FF}$  and  $R_{FBT}$  for typical applications, designs with similar  $C_{OUT}$  but  $R_{FBT}$  other than recommended value, please adjust  $C_{FF}$  such that  $(C_{FF} \times R_{FBT})$  is unchanged and adjust  $R_{FBB}$  such that  $(R_{FBT} / R_{FBB})$  is unchanged.

Submit Documentation Feedback

SNVSAS5-MARCH 2018

Designs with different combinations of output capacitors need different C<sub>FF</sub>. Different types of capacitors have different equivalent series resistance (ESR). Ceramic capacitors have the smallest ESR and need the most CFF. Electrolytic capacitors have much larger ESR, and the ESR zero frequency would be low enough to boost the phase up around the crossover frequency. Designs using mostly electrolytic capacitors at the output may not

$$f_{Z\_ESR} = \frac{1}{(2\pi \times C_{OUT} \times ESR)}$$
(9)

The  $C_{\mathsf{FF}}$  creates a time constant with  $R_{\mathsf{FBT}}$  that couples in the attenuate output voltage ripple to the FB node. If the C<sub>FF</sub> value is too large, it can couple too much ripple to the FB and affect V<sub>OUT</sub> regulation. Therefore, calculate C<sub>FF</sub> base on output capacitors used in the system. At cold temperatures, the value of C<sub>FF</sub> might change based on the tolerance of the chosen component. This may reduce its impedance and ease noise coupling on the FB node. To avoid this, more capacitance can be added to the output or the value of CFF can be reduced.

### 7.3.8 Bootstrap Voltage (BOOT)

The LMR23615-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate-drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 0.1 μF. For stable performance, TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or higher over temperature and voltage.

#### 7.3.9 Overcurrent and Short-Circuit Protection

The LMR23615-Q1 is protected from overcurrent conditions by cycle-by-cycle current limit on both the peak and valley of the inductor current. Hiccup mode is activated if a fault condition persists to prevent overheating.

High-side MOSFET over-current protection is implemented by the nature of the peak-current-mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the error amplifier (EA) minus slope compensation every switching cycle. See Functional Block Diagram for more details. The peak current of HS switch is limited by a clamped maximum peak current threshold I<sub>HS LIMIT</sub>, which is constant. Thus, the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch is not turned OFF at the end of a switching cycle if its current is above the LS current limit I<sub>LS LIMIT</sub>. The LS switch is kept ON so that inductor current keeps ramping down, until the inductor current ramps below the LS current limit I<sub>LS\_LIMIT</sub>. The LS switch is then turned OFF, and the HS switch is turned on after a dead time. This is somewhat different than the more typical peak-current limit and results in Equation 10 for the maximum load current.

$$I_{OUT\_MAX} = I_{LS\_LIMIT} + \frac{\left(V_{IN} - V_{OUT}\right)}{2 \times f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$
(10)

If the current of the LS switch is higher than the LS current limit for 64 consecutive cycles, hiccup currentprotection mode is activated. In hiccup mode the regulator is shut down and kept off for 5 ms typically before the LMR23615-Q1 tries to start again. If overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, prevents overheating and potential damage to the device.

#### 7.3.10 Thermal Shutdown

The LMR23615-Q1 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C (typical). The device is turned off when thermal shutdown activates. Once the die temperature falls below 155°C (typical), the device reinitiates the power up sequence controlled by the internal soft-start circuitry.

SNVSAS5 – MARCH 2018 www.ti.com

## TEXAS INSTRUMENTS

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the LMR23615-Q1. When  $V_{EN}$  is below 1 V (typical), the device is in shutdown mode. The LMR23615-Q1 also employs VIN and VCC UVLO protection. If  $V_{IN}$  or  $V_{CC}$  voltage is below their respective UVLO level, the regulator is turned off.

#### 7.4.2 Active Mode

The LMR23615-Q1 is in active mode when  $V_{EN}$  is above the precision enable threshold,  $V_{IN}$  and  $V_{CC}$  are above their respective UVLO level. The simplest way to enable the LMR23615-Q1 is to connect the EN/SYNC pin to VIN pin. This allows self startup when the input voltage is in the operating range: 4 V to 36 V. See *VCC*, *UVLO* and *EN/SYNC* for details on setting these operating levels.

In active mode, depending on the load current, the LMR236215-Q1 is in one of three modes:

- 1. Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple.
- 2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation (only for PFM option).
- 3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for PFM option).

#### 7.4.3 CCM Mode

CCM operation is employed in the LMR23615-Q1 when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode, and the maximum output current of 1.5 A can be supplied by the LMR23615-Q1.

#### 7.4.4 Light Load Operation

When the load current is lower than half of the peak-to-peak inductor current in CCM, the LMR23615-Q1 operates in DCM, also known as diode emulation mode (DEM). In DCM, the LS switch is turned off when the inductor current drops to  $I_{L_ZC}$  (-40 mA typical). Both switching losses and conduction losses are reduced in DCM, compared to forced PWM operation at light load.

At even lighter current loads, PFM is activated to maintain high efficiency operation. When either the minimum HS switch ON-time ( $t_{ON\_MIN}$ ) or the minimum peak inductor current  $I_{PEAK\_MIN}$  (300 mA typical) is reached, the switching frequency decreases to maintain regulation. In PFM, switching frequency is decreased by the control loop when load current reduces to maintain output voltage regulation. Switching loss is further reduced in PFM operation due to less frequent switching actions. The external clock synchronizing is not valid when LMR23615-Q1 enters into PFM mode.

Submit Documentation Feedback



## 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LMR23615-Q1 is a step-down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1.5 A. The following design procedure can be used to select components for the LMR23615-Q1. Alternately, the WEBENCH software may be used to generate complete designs. When generating a design, the WEBENCH software utilizes iterative design procedure and accesses comprehensive databases of components. See *Custom Design With WEBENCH® Tools* and ti.com for more details.

### 8.2 Typical Applications

The LMR23615-Q1 only requires a few external components to convert from a wide voltage range supply to a fixed output voltage. Figure 22 shows a basic schematic.



Copyright © 2017, Texas Instruments Incorporated

Figure 22. Application Circuit

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. Table 2 can be used to simplify the output filter component selection.

# **STRUMENTS**

## **Typical Applications (continued)**

Table 2. L, C<sub>OUT</sub>, and C<sub>FF</sub> Typical Values

f <sub>SW</sub> (kHz) V <sub>OUT</sub> (V)		L (µH) <sup>(1)</sup>	C <sub>OUT</sub> (μF) <sup>(2)</sup>	C <sub>FF</sub> (pF) <sup>(3)</sup>	$R_{FBT} (k\Omega)^{(4)(5)}$	
	3.3	22	200	220	51	
200	5	33	150	120	88.7	
200	12	56	68	See note <sup>(3)</sup>	243	
	24	56	33	See note <sup>(3)</sup>	510	
	3.3	10	120	100	51	
400	5	15	90	68	88.7	
400	12	33	47	See note <sup>(3)</sup>	243	
	24	33	22	See note (3)	510	
	3.3	4.7	68	47	51	
1000	5	5.6	47	22	88.7	
	12	10	33	See note <sup>(3)</sup>	243	
2200	3.3	2.2	33	22	51	
2200	5	3.3	22	15	88.7	

Inductance value is calculated based on  $V_{\text{IN}}$  = 36 V.

## 8.2.1 Design Requirements

Detailed design procedure is described based on a design example. For this design example, use the parameters listed in Table 3 as the input parameters.

**Table 3. Design Example Parameters** 

EXAMPLE VALUE				
12 V typical, range from 8 V to 28 V				
5 V				
1.5 A				
5%				
50 mV				
400 mV				
1600 kHz				

All the  $C_{OUT}$  values are after derating. Add more when using ceramic capacitors. High ESR  $C_{OUT}$  will give enough phase boost and  $C_{FF}$  not needed.

<sup>(4)</sup>  $R_{FBT} = 0 \Omega$  for  $V_{OUT} = 1 V$ .  $R_{FBB} = 22.1 \text{ k}\Omega$  for all other  $V_{OUT}$  setting.

For designs with  $R_{FBT}$  other than recommended value, adjust  $C_{FF}$  such that  $(C_{FF} \times R_{FBT})$  is unchanged and adjust  $R_{FBB}$  such that  $(R_{FBT} / R_{FBB})$  is unchanged.

SNVSAS5-MARCH 2018 www.ti.com

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR23615-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.2.2 Output Voltage Setpoint

The output voltage of LMR23615-Q1 is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor R<sub>FBT</sub> and bottom feedback resistor R<sub>FBB</sub>. Equation 11 is used to determine the output voltage:

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
(11)

Choose the value of  $R_{FBB}$  to be 22.1 k $\Omega$ . With the desired output voltage set to 5 V and the  $V_{REF} = 1$  V, the  $R_{FBB}$ value can then be calculated using Equation 11. The formula yields to a value 88.7 kΩ.

#### 8.2.2.3 Switching Frequency

The switching frequency can be adjusted by RT resistance from RT pin to ground. Use Equation 1 to calculate the required value of R<sub>T</sub>. The device can also be synchronized to an external clock for a desired frequency, please refer to EN/SYNC for more details.

For 1600 kHz frequency, the calculated R<sub>T</sub> is 24.5 k $\Omega$ , and standard value 24.3 k $\Omega$  is selected to set the frequency approximate to 1600 kHz.

#### 8.2.2.4 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the rated current. The inductance is based on the desired peak-to-peak ripple current  $\Delta i_L$ . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L<sub>MIN</sub>. Use Equation 13 to calculate the minimum value of the output inductor. K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K<sub>IND</sub> should be 20% to 40%. During an instantaneous short-current or overcurrent operation event, the RMS and peak inductor current can be high. The inductor current rating must be higher than the current limit of the device.

$$\Delta i_{L} = \frac{V_{OUT} \times \left(V_{IN\_MAX} - V_{OUT}\right)}{V_{IN\_MAX} \times L \times f_{SW}}$$
(12)

$$L_{MIN} = \frac{V_{IN\_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}}$$
(13)





In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load could be falsely triggered. It also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose  $K_{IND} = 0.4$ , the minimum inductor value is calculated to be 1.9  $\mu$ H. Choose the nearest standard 2.2- $\mu$ H ferrite inductor with a capability of 3.5-A RMS current, and 6-A saturation current.

#### 8.2.2.5 Output Capacitor Selection

Choose the output capacitor(s),  $C_{OUT}$ , with care because output capacitance directly affects the steady-state output-voltage ripple, loop stability, and the voltage over/undershoot during load current transients.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the ESR of the output capacitors:

$$\Delta V_{OUT\_ESR} = \Delta i_L \times ESR = K_{IND} \times I_{OUT} \times ESR$$
(14)

The other is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT\_C} = \frac{\Delta i_L}{\left(8 \times f_{SW} \times C_{OUT}\right)} = \frac{K_{IND} \times I_{OUT}}{\left(8 \times f_{SW} \times C_{OUT}\right)}$$
(15)

The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the sum of two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a fast large-load increase uccurs, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The regulator control loop usually needs six or more clock cycles to respond to the output voltage droop. The output capacitance must be large enough to supply the current difference for six clock cycles to maintain the output voltage within the specified range. Equation 16 shows the minimum output capacitance needed for specified output undershoot. When a sudden large load decrease happens, the output capacitors absorb energy stored in the inductor resulting in an output voltage overshoot. Equation 17 calculates the minimum capacitance required to keep the voltage overshoot within a specified range.

$$C_{OUT} > \frac{4 \times (I_{OH} - I_{OL})}{f_{SW} \times V_{US}}$$

$$C_{OUT} > \frac{I_{OH}^2 - I_{OL}^2}{(V_{OUT} + V_{OS})^2 - V_{OUT}^2}$$
(16)

where

- $K_{IND}$  = Ripple ratio of the inductor ripple current ( $\Delta i_L / I_{OUT}$ )
- I<sub>OL</sub> = Low level output current during load transient
- I<sub>OH</sub> = High level output current during load transient
- V<sub>US</sub> = Target output voltage undershoot

For this design example, the target output ripple is 50 mV. Presuppose  $\Delta V_{OUT\_ESR} = \Delta V_{OUT\_C} = 50$  mV, and chose  $K_{IND} = 0.4$ . Equation 14 yields ESR no larger than 83.3 m $\Omega$  and Equation 15 yields  $C_{OUT}$  no smaller than 0.9  $\mu$ F. For the target over/undershoot range of this design,  $V_{US} = V_{OS} = 5\% \times V_{OUT} = 250$  mV. The  $C_{OUT}$  can be calculated to be no smaller than 14  $\mu$ F and 4.1  $\mu$ F by Equation 16 and Equation 17, respectively. Consider of derating, one 33- $\mu$ F, 16 V ceramic capacitor with 5 m $\Omega$  ESR is used.

20

SNVSAS5-MARCH 2018 www.ti.com

#### 8.2.2.6 Feed-Forward Capacitor

The LMR23615-Q1 is internally compensated. Depending on the V<sub>OUT</sub> and frequency f<sub>SW</sub>, if the output capacitor C<sub>OUT</sub> is dominated by low ESR (ceramic types) capacitors, it could result in low phase margin. To improve the phase boost an external feed-forward capacitor CFF can be added in parallel with RFBT. Choose CFF so that phase margin is boosted at the crossover frequency without CFF. A simple estimation for the crossover frequency (f<sub>X</sub>) without C<sub>FF</sub> is shown in Equation 18, assuming C<sub>OUT</sub> has very small ESR, and C<sub>OUT</sub> value is after derating.

$$f_{X} = \frac{8.32}{V_{OUT} \times C_{OUT}}$$
(18)

Equation 19 for C<sub>FF</sub> was tested:

$$C_{FF} = \frac{1}{4\pi \times f_X \times R_{FBT}} \tag{19}$$

For designs with higher ESR, CFF is not needed when COUT has very high ESR; reduce CFF calculated from Equation 19 with medium ESR. Table 2 can be used as a quick starting point.

For the application in this design example, a 18-pF, 50-V COG capacitor is selected.

#### 8.2.2.7 Input Capacitor Selection

The LMR23615-Q1 device requires high-frequency input decoupling capacitor(s) and a bulk input capacitor, depending on the application. The typical recommended value for the high frequency decoupling capacitor is 4.7 μF to 10 μF. TI recommends a high-quality ceramic capacitor type X5R or X7R with sufficiency voltage rating is recommended. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage. Additionally, some bulk capacitance can be required, especially if the LMR23615-Q1 circuit is not located within approximately 5 cm from the input voltage source. This capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable or the trace. For this design, two 4.7-μF, 50-V, X7R ceramic capacitors are used. For high-frequency filtering place a 0.1-µF capacitor as close as possible to the device pins.

#### 8.2.2.8 Bootstrap Capacitor Selection

Every LMR23615-Q1 design requires a bootstrap capacitor (C<sub>BOOT</sub>). The recommended capacitor is 0.1 μF and rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

### 8.2.2.9 VCC Capacitor Selection

The VCC pin is the output of an internal LDO for LMR23615-Q1. To insure stability of the device, place a minimum of 2.2-μF, 16-V, X7R capacitor from VCC pin to ground.

### 8.2.2.10 Undervoltage Lockout Setpoint

The system UVLO is adjusted using the external voltage divider network of R<sub>ENT</sub> and R<sub>ENB</sub>. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. Use Equation 20 to determine the  $V_{IN}$  UVLO level.

$$V_{IN\_RISING} = V_{ENH} \times \frac{R_{ENT} + R_{ENB}}{R_{ENB}}$$
(20)

The EN rising threshold (V<sub>ENH</sub>) for LMR23615-Q1 is set to be 1.55 V (typical). Choose the value of R<sub>ENB</sub> to be 287 k $\Omega$  to minimize input current from the supply. If the desired V<sub>IN</sub> UVLO level is at 6 V, the value of R<sub>ENT</sub> can be calculated using Equation 21:

$$R_{ENT} = \left(\frac{V_{IN\_RISING}}{V_{ENH}} - 1\right) \times R_{ENB}$$
(21)

Equation 21 yields a value of 820 kΩ. The resulting falling UVLO threshold, equals 4.4 V, can be calculated by Equation 22, where EN hysteresis (V<sub>EN\_HYS</sub>) is 0.4 V (typical).

$$V_{\text{IN\_FALLING}} = \left(V_{\text{ENH}} - V_{\text{EN\_HYS}}\right) \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(22)


Copyright © 2018, Texas Instruments Incorporated

SNVSAS5 – MARCH 2018 www.ti.com

# TEXAS INSTRUMENTS


#### 8.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 1600 kHz, L = 4.7  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F,  $T_A$  = 25°C.





Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 1600 kHz, L = 4.7  $\mu$ H,  $C_{OUT}$  = 47  $\mu$ F,  $T_A$  = 25°C.



## 9 Power Supply Recommendations

The LMR23615-Q1 is designed to operate from an input voltage supply range between 4 V and 36 V. This input supply must be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMR23615-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR23615-Q1, additional bulk capacitance may be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47- $\mu$ F or 100- $\mu$ F electrolytic capacitor is a typical choice.

## 10 Layout

#### 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. The input bypass capacitor C<sub>IN</sub> must be placed as close as possible to the VIN and PGND pins. Grounding for both the input and output capacitors must consist of localized top side planes that connect to the PGND pin and PAD.
- 2. Place bypass capacitors for V<sub>CC</sub> close to the VCC pin and ground the bypass capacitor to device ground.
- 3. Minimize trace length to the FB pin net. Both feedback resistors, locate R<sub>FBT</sub> and R<sub>FBB</sub> close to the FB pin. Place C<sub>FF</sub> directly in parallel with R<sub>FBT</sub>. If V<sub>OUT</sub> accuracy at the load is important, make sure V<sub>OUT</sub> sense is made at the load. Route V<sub>OUT</sub> sense path away from noisy nodes and preferably through a layer on the other side of a shielded layer.
- 4. Use ground plane in one of the middle layers as noise shielding and heat dissipation path.
- 5. Have a single point ground connection to the plane. Route the ground connections for the feedback and enable components to the ground plane. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior.
- 6. Make V<sub>IN</sub>, V<sub>OUT</sub> and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 7. Provide adequate device heat sinking. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.



## **ISTRUMENTS**

#### **Layout Guidelines (continued)**

#### 10.1.1 Compact Layout for EMI Reduction

Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger area covered by the path of a pulsing current, the more EMI is generated. High-frequency ceramic bypass capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing ceramic bypass capacitor(s) as close as possible to the VIN and PGND pins is the key to EMI reduction.

The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper pours (shapes) for high-current conduction path to minimize parasitic resistance. Place the output capacitors close to the V<sub>OUT</sub> end of the inductor and closely grounded to PGND pin and exposed PAD.

Place the bypass capacitors on VCC as close as possible to the pin and closely grounded to PGND and the exposed PAD.

#### 10.1.2 Ground Plane and Thermal Considerations

TI recommends using one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. Connect the AGND and PGND pins to the ground plane using vias right next to the bypass capacitors. PGND pin is connected to the source of the internal LS switch. They should be connected directly to the grounds of the input and output capacitors. The PGND net contains noise at switching frequency and may bounce due to load variations. PGND trace, as well as VIN and SW traces, should be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and must be used for sensitive routes.

TI recommends providing adequate device heat sinking by utilizing the PAD of the IC as the primary thermal path. Use a minimum 4 by 2 array of 12 mil thermal vias to connect the PAD to the system ground plane heat sink. The vias must be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of, 2 oz / 1 oz / 2 oz. Four layer boards with enough copper thickness provides low current conduction impedance, proper shielding and lower thermal resistance.

The thermal characteristics of the LMR23615-Q1 are specified using the parameter R<sub>B,IA</sub>, which characterize the junction temperature of silicon to the ambient temperature in a specific system. Although the value of  $R_{AIA}$  is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one may use Equation 23:

$$T_J = P_D \times R_{\theta JA} + T_A$$

#### where

- $T_J$  = junction temperature in °C
- $P_D = V_{IN} \times I_{IN} \times (1 \text{efficiency}) 1.1 \times I_{OUT}^2 \times DCR$  in Watt
- DCR = Inductor DC parasitic resistance in  $\Omega$
- R<sub>0,JA</sub> = Junction-to-ambient thermal resistance of the device in °C/W
- T<sub>A</sub> = ambient temperature in °C

(23)

The maximum operating junction temperature of the LMR23615-Q1 is 125°C. R<sub>BJA</sub> is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.

#### 10.1.3 Feedback Resistors

To reduce noise sensitivity of the output voltage feedback path, it is important to place the resistor divider and C<sub>FF</sub> close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so it is a high impedance node and very sensitive to noise. Placing the resistor divider and C<sub>FF</sub> closer to the FB pin reduces the trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace from V<sub>OUT</sub> to the resistor divider can be long if short path is not available.



www.ti.com

## Layout Guidelines (continued)

If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so will correct for voltage drops along the traces and provide the best output accuracy. The voltage sense trace from the load to the feedback resistor divider should be routed away from the SW node path and the inductor to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high value resistors are used to set the output voltage. It is recommended to route the voltage sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that there is a ground plane in between the feedback trace and inductor/SW node polygon. This provides further shielding for the voltage feedback path from EMI noises.

## 10.2 Layout Example




Figure 31. LMR23615-Q1 Layout

SNVSAS5 –MARCH 2018 www.ti.com

# TEXAS INSTRUMENTS

## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR23615-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

WEBENCH, SIMPLE SWITCHER are registered trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





## 12 Mechanical, Packaging, and Orderable Information

www.ti.com

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

12-Mar-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMR23615QDRRRQ1	ACTIVE	SON	DRR	12	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	3615Q	Samples
LMR23615QDRRTQ1	ACTIVE	SON	DRR	12	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	3615Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

12-Mar-2018

#### OTHER QUALIFIED VERSIONS OF LMR23615-Q1:

• Catalog: LMR23615

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 11-Mar-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR23615QDRRRQ1	SON	DRR	12	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
LMR23615QDRRTQ1	SON	DRR	12	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Mar-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR23615QDRRRQ1	SON	DRR	12	3000	370.0	355.0	55.0
LMR23615QDRRTQ1	SON	DRR	12	250	195.0	200.0	45.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4223490/A





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.