

General Description

The DS1081L is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment.

Using an integrated phase-locked loop (PLL), the DS1081L accepts an input clock signal in the range of 20MHz to 134MHz and delivers a spread-spectrum modulated output clock signal. The PLL modulates, or dithers, the output clock about the center input frequency at a pin-selectable magnitude and dither rate, allowing direct EMI control and optimization. In addition, through an enable pin the dithering can be enabled or disabled for easy comparison of system performance during EMI testing. This same input pin also allows the DS1081L output to be three-stated.

By dithering the system clock, all the address, data, and timing signals generated from this signal are also dithered so that the measured EMI at the fundamental and harmonic frequencies is greatly reduced. This is accomplished without changing clock rise/fall times or adding the space, weight, design time, and cost associated with mechanical shielding.

The DS1081L is provided in an 8-pin TSSOP package and operates over a full automotive temperature range of -40° C to $+125^{\circ}$ C.

Applications


LCD Panels for TVs, Desktop Monitors, and Notebook and Tablet PCs

Automotive Telematics and Infotainment

Printers

Typical Operating Circuit appears at end of data sheet.

Block Diagram



Features

- Modulates a 20MHz to 134MHz Clock with Center Spread-Spectrum Dithering
- **♦** Selectable Spread-Spectrum Modulation Magnitudes of:

±0.5%

±1.0%

±1.5%

±2.0%


- ♦ Low 75ps Cycle-to-Cycle Jitter
- **♦** Spread-Spectrum Disable Mode
- ♦ Pin Compatible with Alliance/PulseCore Semiconductor P2040 Series Devices
- **♦ Clock Output Disable**
- **♦ Low Power Consumption**
- ♦ 3.3V Single Voltage Supply
- ♦ -40°C to +125°C Temperature Range
- ♦ Small 8-Pin TSSOP Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1081LE+	-40°C to +125°C	8 TSSOP
DS1081LE+T	-40°C to +125°C	8 TSSOP

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage Range on V_{CC} Relative to GND-0.5V to +3.63V Voltage Range on Any Pin Relative to GND-0.5V to (V_{CC} + 0.5V), not to exceed +3.63V Operating Temperature Range-40°C to +125°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(TA = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	3.0		3.6	V
Input Logic 1	V _{IH}		0.8 x V _{CC}		V _{CC} + 0.3	\ \
Input Logic 0	VIL		-0.3		0.2 x V _C C	V
Input Logic Open (SSEN, CRSEL)	IOPEN	0V < (Voltage applied to SSEN or CRSEL) < VCC			±1	μA
SSO Load	CL	SSO < 80MHz			15	pF
330 Load	OL	80MHz ≤ SSO < 134MHz			7	ρι
CLKIN Frequency	f _{IN}		20		134	MHz
CLKIN Duty Cycle	fINDC		40	·	60	%

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	$C_L = 7pF$ $f_{IN} = 134MHz$			15	mA
SMSEL1/SMSEL2/CLKIN Input Leakage	I _{IL:1}	0V < V _{IN} < V _{CC}	-1		+1	μΑ
CRSEL/SSEN Input Leakage	I _{IL:2}	0V < V _{IN} < V _{CC}	-100		+100	μΑ
Output Leakage (SSO)	loz	SSEN = open	-1		+1	μΑ
Low-Level Output Voltage (SSO)	V _{OL}	I _{OL} = 4mA			0.4	V
High-Level Output Voltage (SSO)	VoH	$I_{OH} = -4mA$	2.4			V

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SSO Duty Cycle	fssodc	Measured at V _{CC} /2	40		60	%
SSO Rise Time	t _R	$C_L = 7pF$		1		ns
SSO Fall Time	tF	$C_L = 7pF$		1		ns
Peak Cycle-to-Cycle Jitter	tu	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, 10,000 \text{ cycles}$		75		ps
Power-Up Time	tpor	(Note 2)			50	ms


Note 1: All voltages referenced to ground. Currents into the IC are positive and out of the IC are negative.


Note 2: Time between power applied to device and stable output.


² _______/N/XI/N


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$














ATTENUATION (dB)

Pin Description

PIN	NAME		FUNCTION			
1	CLKIN	Clock Input. 20MHz to 134MHz clock input (f _{IN}).				
2	SMSEL1	Spread-Spectrum Magnitude Select magnitude as shown in the table be	1 0 1	the desired spread-spectrum		
_	0022	SMSEL2	SMSEL1	MAGNITUDE SELECTED		
		0	0	±2.0%		
		0	1	±1.5%		
3	SMSEL2	1	0	±1.0%		
		1	1	±0.5%		
4	GND	Ground				
5	SSEN	Spread-Spectrum Enable. Three-level output. 0 = Power-up/spread-spectrum enal Open = SSO three-stated. 1 = Power-up/spread-spectrum disa	bled.	pectrum and to three-state the		
6	SSO	Spread-Spectrum Clock Output. Out CLKIN.	tputs a center-dithered spread-spec	trum version of the clock input at		
		Clock Range and Dither Rate Select Description section for details.	st. Three-level input that determines	the dither rate. See the Detailed		
7	CRSEL	CRSEL	CLKIN RANGE	DITHER RATE		
1	UNSEL	0	66MHz to 134MHz	f _{IN} /2048		
		Open	33MHz to 80MHz	f _{IN} /1024		
		1	20MHz to 38MHz	f _{IN} /512		
				11.6		

Detailed Description

The DS1081L modulates an input clock to generate a center-dithered spread-spectrum output. A 20MHz to 134MHz clock is applied to the CLKIN pin. An internal PLL dithers the output clock about its center frequency at a user-selectable magnitude.

Spread-Spectrum Dither Magnitude

The DS1081L can generate dither magnitudes up to $\pm 2\%$. The desired magnitude is selected using input pins SMSEL1 and SMSEL2 as shown in Table 1.

Table 1. Spread-Spectrum Dither Magnitude

SMSEL2	SMSEL1	MAGNITUDE
0	0	±2.0%
0	1	±1.5%
1	0	±1.0%
1	1	±0.5%

Spread-Spectrum Dither Rate

The output spread-spectrum dither rate is determined by the input frequency to maximize EMI reduction and to ensure that the dither rate is always above the audio frequency range. The user must configure CRSEL, based on Table 2, depending on the input frequency (fIN) so that the appropriate dither rate is programmed.

Table 2. Spread-Spectrum Dither Rate

CRSEL	CLKIN RANGE	DITHER RATE
0	66MHz to 134MHz	f _{IN} /2048
Open	33MHz to 80MHz	f _{IN} /1024
1	20MHz to 38MHz	f _{IN} /512

Spread-Spectrum Enable

On power-up, the output clock (SSO) remains three-stated until the internal PLL reaches a stable frequency. The SSEN input can be used to disable the spread-spectrum modulation and to three-state the SSO output. If the SSEN pin is pulled high, the spread-spectrum modulation is turned off, but the device still uses the internal PLL to generate the clock signal at SSO. If the SSEN pin is open, the output is three-stated.

Applications Information

Power-Supply Decoupling

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are $0.01\mu F$ and $0.1\mu F$. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V_{CC} and GND pins of the IC to minimize lead inductance.





Figure 1. Spread-Spectrum Frequency Modulation

Typical Operating Circuit



Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 TSSOP	H8+3	<u>21-0175</u>	90-0248

///XI///

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/07	Initial release	_
1	10/11	Updated the Absolute Maximum Ratings, Recommended Operating Conditions, and DC Electrical Characteristics; corrected pin number error in the Pin Description; added the Package Information table	2, 4, 5

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

6 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600