

## N-Channel Power MOSFET 7A, 900Volts


### DESCRIPTION

The Nell **7N90** is a three-terminal silicon device with current conduction capability of 7A, fast switching speed, low on-state resistance, breakdown voltage rating of 900V, and max. threshold voltage of 5 volts.

They are designed for use in applications such as switched mode power supplies, DC to DC converters, **PWM** motor controls, bridge circuits and general purpose switching applications.

### FEATURES

- $R_{DS(ON)} = 1.8\Omega @ V_{GS} = 10V$
- Ultra low gate charge(52nC max.)
- Low reverse transfer capacitance ( $C_{RSS} = 17pF$  typical)
- Fast switching capability
- 100% avalanche energy specified
- Improved dv/dt capability
- 150°C operation temperature



### PRODUCT SUMMARY

$I_D$ (A)	7
$V_{DSS}$ (V)	900
$R_{DS(ON)}$ ( $\Omega$ )	1.8 @ $V_{GS} = 10V$
$Q_G$ (nC) max.	52

### ABSOLUTE MAXIMUM RATINGS ( $T_C = 25^\circ C$ unless otherwise specified)

SYMBOL	PARAMETER	TEST CONDITIONS	VALUE	UNIT
$V_{DSS}$	Drain to Source voltage	$T_J=25^\circ C$ to $150^\circ C$	900	V
$V_{DGR}$	Drain to Gate voltage		900	
$V_{GS}$	Gate to Source voltage		$\pm 30$	
$I_D$	Continuous Drain Current	$T_C=25^\circ C$	7.0	A
		$T_C=100^\circ C$	4.4	
$I_{DM}$	Pulsed Drain current(Note 1)		28	
$I_{AR}$	Avalanche current(Note 1)		7	
$E_{AR}$	Repetitive avalanche energy(Note 1)	$I_{AR}=7A$ , $R_{GS}=50\Omega$ , $V_{GS}=10V$	25	mJ
$E_{AS}$	Single pulse avalanche energy(Note 2)	$I_{AS}=7A$ , $L=30mH$	780	
$dv/dt$	Peak diode recovery $dv/dt$ (Note 3)		4	V /ns
$P_D$	Total power dissipation	$T_C=25^\circ C$	TO-220AB	W
			TO-220F	
	Linear derating factor above $T_C=25^\circ C$	$T_C=25^\circ C$	TO-220AB	°C/W
			TO-220F	
$T_J$	Operation junction temperature		-55 to 150	°C
$T_{STG}$	Storage temperature		-55 to 150	
$T_L$	Maximum soldering temperature, for 10 seconds	1.6mm from case	300	
	Mounting torque, #6-32 or M3 screw		10 (1.1)	lbf-in (N·m)


Note: 1.Repetitive rating: pulse width limited by junction temperature.

2. $I_{AS}=7A$ ,  $L=30mH$ ,  $V_{DD}=50V$ ,  $R_{GS}=25\Omega$ , starting  $T_J = 25^\circ C$ .

3. $I_{SD} \leq 7A$ ,  $di/dt \leq 200A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ , starting  $T_J = 25^\circ C$ .

THERMAL RESISTANCE							
SYMBOL	PARAMETER			MIN.	TYP.	MAX.	UNIT
$R_{th(j-c)}$	Thermal resistance, junction to case	TO-220AB			0.5		$^{\circ}\text{C}/\text{W}$
		TO-220F			3.1		
$R_{th(j-a)}$	Thermal resistance, junction to ambient	TO-220AB			62.5		$^{\circ}\text{C}/\text{W}$
		TO-220F			62.5		

ELECTRICAL CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise specified)							
SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>© OFF CHARACTERISTICS</b>							
$V_{(\text{BR})\text{DSS}}$	Drain to source breakdown voltage	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$		900			V
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown voltage temperature coefficient	$I_D = 250\mu\text{A}$ , $V_{DS} = V_{GS}$			0.96		$\text{V}/^{\circ}\text{C}$
$I_{\text{DSS}}$	Drain to source leakage current	$V_{DS}=900\text{V}$ , $V_{GS}=0\text{V}$	$T_C=25^{\circ}\text{C}$			10	$\mu\text{A}$
		$V_{DS}=720\text{V}$ , $V_{GS}=0\text{V}$	$T_C=125^{\circ}\text{C}$			100	
$I_{GSS}$	Gate to source forward leakage current	$V_{GS} = 30\text{V}$ , $V_{DS} = 0\text{V}$				100	$\text{nA}$
	Gate to source reverse leakage current	$V_{GS} = -30\text{V}$ , $V_{DS} = 0\text{V}$				-100	
<b>© ON CHARACTERISTICS</b>							
$R_{DS(\text{ON})}$	Static drain to source on-state resistance	$V_{GS}=10\text{V}$ , $I_D=3.5\text{A}$			1.5	1.8	$\Omega$
$V_{GS(\text{TH})}$	Gate threshold voltage	$V_{GS}=V_{DS}$ , $I_D=250\mu\text{A}$		3		5	V
$g_{FS}$	Forward transconductance	$V_{DS}=50\text{V}$ , $I_D=3.5\text{A}$			5.7		S
<b>© DYNAMIC CHARACTERISTICS</b>							
$C_{\text{ISS}}$	Input capacitance	$V_{DS}=25\text{V}$ , $V_{GS}=0\text{V}$ , $f=1\text{MHz}$			1440	1880	$\text{pF}$
$C_{\text{OSS}}$	Output capacitance				140	185	
$C_{\text{RSS}}$	Reverse transfer capacitance				17	23	
<b>© SWITCHING CHARACTERISTICS</b>							
$t_{d(\text{ON})}$	Turn-on delay time	$V_{DD}=450\text{V}$ , $V_{GS}=10\text{V}$ $I_D=7\text{A}$ , $R_{GS}=25\Omega$ (Note 1,2)			35	80	$\text{ns}$
$t_r$	Rise time				80	170	
$t_{d(\text{OFF})}$	Turn-off delay time				95	200	
$t_f$	Fall time				55	120	
$Q_G$	Total gate charge	$V_{DD}=720\text{V}$ , $V_{GS}=10\text{V}$ $I_D=7\text{A}$ , (Note 1,2)			40	52	$\text{nC}$
$Q_{GS}$	Gate to source charge				8.5		
$Q_{GD}$	Gate to drain charge (Miller charge)				20		

SOURCE TO DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^{\circ}\text{C}$ unless otherwise specified)							
SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
$V_{SD}$	Diode forward voltage	$I_{SD} = 7\text{A}$ , $V_{GS} = 0\text{V}$				1.4	V
$I_s$ ( $I_{SD}$ )	Continuous source to drain current	Integral reverse P-N junction diode in the MOSFET 				7	A
$I_{SM}$	Pulsed source current					28	
$t_{rr}$	Reverse recovery time		$I_{SD} = 7\text{A}$ , $V_{GS} = 0\text{V}$ , $dI_F/dt = 100\text{A}/\mu\text{s}$		400		ns
$Q_{rr}$	Reverse recovery charge				4.3		$\mu\text{C}$

Note: 1. Pulse test: Pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .  
 2. Essentially independent of operating temperature.

**ORDERING INFORMATION SCHEME**



**7 N 90 A**







**Current rating,  $I_D$**   
7 = 7A

**MOSFET series**  
N = N-Channel

**Voltage rating,  $V_{DS}$**   
90 = 900V


**Package type**  
A = TO-220AB  
AF = TO-220F

**■ TEST CIRCUITS**
**Fig.1A Peak diode recovery dv/dt test circuit**

**Fig.1B Peak diode recovery dv/dt waveforms**



**■ TEST CIRCUIT(Cont.)**
**Fig.2A** Switching test circuit

**Fig.2B** Switching Waveforms

**Fig.3A** Gate charge test circuit

**Fig.3B** Gate charge waveform

**Fig.4A** Unclamped Inductive switching test circuit

**Fig.4B** Unclamped Inductive switching waveforms


## ■ TYPICAL CHARACTERISTICS


**Fig.1 Typical output characteristics**




**Fig.2 Typical transfer characteristics**




**Fig.3 On-resistance vs. drain current**




**Fig.4 Typical gate charge vs. gate-source voltage**



**Fig.5 On-resistance variation vs. Junction temperature**




**Fig.6 Source-drain diode forward voltage**




## ■ TYPICAL CHARACTERISTICS


**Fig.7 Maximum drain current vs. Case temperature**




**Fig.8 Junction temperature vs.  $B_{VR(DSS)}$**




**Fig.9 Typical Capacitance vs. drain-source voltage**



**Fig.10-1 Maximum safe operating area for 7N90A**




**Fig.10-2 Maximum safe operating area for 7N90AF**






## ■ TYPICAL CHARACTERISTICS

**Fig.11 Normalized thermal transient impedance, junction-to-ambient for 7N90A**



**Fig.11-2 Normalized thermal transient impedance, junction-to-ambient for 7N90AF**



**TO-220AB**

**TO-220F**


All dimensions in millimeters