

**PE4251**

**UltraCMOS® SPDT RF Switch  
10–4000 MHz, Absorptive**

**Features**


- HaRP™ technology enhanced
- Low insertion loss: 0.60 dB @ 1000 MHz
- High isolation: 62 dB @ 1000 MHz
- P1dB typical: +30.5 dBm
- IIP3 typical: +59 dBm
- Fast switching time: 150 ns
- Flexible supply voltage: 3.3V ±10% or 5.0V ±10% supply (see *Table 3*)
- Excellent ESD protection: 4000V HBM
- No blocking capacitors required
- Single pin or complementary control inputs

**Product Description**

The PE4251 is a HaRP™ technology-enhanced absorptive single pole double throw (SPDT) RF switch for use in general switching applications and mobile infrastructure. This device offers a flexible supply voltage of 3.3/5V, single-pin or complementary pin control inputs and 4 kV ESD tolerance. It presents a simple alternative solution to pin diode and mechanical relay switches.

Peregrine’s HaRP™ technology enhancements deliver high linearity and exceptional performance. It is an innovative feature of the UltraCMOS® process, providing performance superior to GaAs with the economy and integration of conventional CMOS.

**Figure 1. Functional Diagram**



**Figure 2. Package Type**

8-lead MSOP with exposed paddle



**Table 1. Target Electrical Specifications Temp = +25 °C, V<sub>DD</sub> = 3.3V or 5.0V**

Parameter	Condition	Min	Typ	Max	Unit
Operation frequency <sup>1</sup>		10		4000	MHz
Insertion loss (RF1/RF2)	10 MHz		0.55	0.60	dB
	1000 MHz		0.60	0.70	dB
	2000 MHz		0.75	0.85	dB
	3000 MHz		0.75	0.90	dB
	4000 MHz		1.0		dB
Isolation (RFC to RF1/RF2)	1000 MHz	61	62		dB
	2000 MHz	51	53		dB
	3000 MHz	42	43		dB
	4000 MHz		37		dB
Return loss	1000 MHz		26		dB
	2000 MHz		23		dB
	3000 MHz		22		dB
	4000 MHz		19		dB
Input 1dB compression <sup>2</sup>	50–4000 MHz		30.5		dBm
Input IP3	50–4000 MHz, +18 dBm per tone, 5 MHz spacing		59		dBm
Switching time	50% CTRL to 10/90% RF		150	300	ns

Notes: 1. Device linearity will begin to degrade below 10 MHz.  
2. Absolute maximum rating of P<sub>IN</sub> = 27 dBm.

**Table 1A. Target Electrical Specifications Temp = +125 °C, V<sub>DD</sub> = 3.3V or 5.0V**

Parameter	Condition	Min	Typ	Max	Unit
Operation frequency		50		4000	MHz
Insertion loss (RF1/RF2)	50 MHz		0.65		dB
	1000 MHz		0.75		dB
	2000 MHz		0.90		dB
	3000 MHz		1.05		dB
	4000 MHz		1.2		dB
Isolation (RFC to RF1/RF2)	1000 MHz		62		dB
	2000 MHz		52		dB
	3000 MHz		43		dB
	4000 MHz		36		dB
Return loss	1000 MHz		24		dB
	2000 MHz		23		dB
	3000 MHz		19		dB
	4000 MHz		18		dB
Input 1dB compression*	50–4000 MHz		30.5		dBm
Input IP3	50–4000 MHz, +18 dBm per tone, 5 MHz spacing		57		dBm
Switching time	50% CTRL to 10/90% RF		200		ns

Note: \* Absolute maximum rating of P<sub>IN</sub> = 22 dBm.

Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin #	Pin Name	Description
1	V2	This pin supports two interface options: <i>Single-pin control mode</i> . A nominal 3-volt supply connection is required. <i>Complementary-pin control mode</i> . A complementary CMOS control signal to V1 is supplied to this pin.
2	V1	Switch control input, CMOS logic level.
3	RFC	RF common port.*
4	N/C or GND	No connect or ground
5	RF1	RF1 port.*
6	GND	Ground connection. Traces should be physically short and connected to ground plane for best performance.
7	GND	Ground connection. Traces should be physically short and connected to ground plane for best performance.
8	RF2	RF2 port.*
Paddle	GND	Exposed ground paddle. Ground for proper device operation

Note: \* All RF pins must be DC blocked with an external series capacitor or held at 0 VDC.

Table 3. Operating Ranges

Parameter	Min	Typ	Max	Unit
$V_{DD}$ power supply voltage	3.0	3.3	3.6	V
	4.5	5.0	5.5	V
$I_{DD}$ power supply current $V_{DD} = V_{CNTL} = 3.3V$ $V_{DD} = V_{CNTL} = 5.0V$		55	60	$\mu A$
		75	80	$\mu A$
Control voltage high	$0.8 \times V_{DD}$			V
Control voltage low			$0.2 \times V_{DD}$	V
$P_{IN}$ RF input power (50 $\Omega$ ) 10 MHz–4 GHz, +85 °C 50 MHz–4 GHz, +125 °C			27	dBm
			22	dBm
$T_{OP}$ operating temperature range	–40	+25	+125	°C
$T_{ST}$ storage temperature range	–65	+25	+150	°C

Note: \* Customer must choose either 3.3V or 5.0V power supply range.

Table 4. Absolute Maximum Ratings

Symbol	Parameter/Condition	Min	Max	Unit
$V_{DD}$	Power supply voltage	3	5.5	V
$V_I$	Voltage on any control input	–0.3	5.5	V
$T_{ST}$	Storage temperature range	–65	+150	°C
$P_{IN}$	RF input power (50 $\Omega$ ) 10 MHz–4 GHz, +85 °C		27	dBm
	50 MHz–4 GHz, +125 °C		22	dBm
$V_{ESD}$	ESD voltage, HBM		4000	V
	ESD voltage, MM (machine model)		250	V

Note: 1. Human body model (MIL-STD 883 Method 3015).  
2. Machine model (JEDEC JESD22-A115).

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

### Latch-Up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

### Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

### Switching Frequency

The PE4251 has a maximum 25 kHz switching rate.

### Moisture Sensitivity Level

The moisture sensitivity level rating for the PE4251 in the 8-lead MSOP package is MSL1.

**Table 5. Single-pin Control Logic Truth Table**

Control Voltages	Signal Path
Pin 1 (V2) = V <sub>DD</sub> Pin 2 (V1) = High	RFC to RF1
Pin 1 (V2) = V <sub>DD</sub> Pin 2 (V1) = Low	RFC to RF2

**Table 6. Complementary-pin Control Logic Truth Table**

Control Voltages	Signal Path
Pin 1 (V2) = Low Pin 2 (V1) = High	RFC to RF1
Pin 1 (V2) = High Pin 2 (V1) = Low	RFC to RF2

### Control Logic Input

The PE4251 is a versatile RF CMOS switch that supports two operating control modes: single-pin control mode and complementary-pin control mode.

*Single-pin control mode* enables the switch to operate with a single control pin (pin 2) supporting a +3.3 or 5.0-volt CMOS logic input, and requires a dedicated +3.3 or 5.0-volt power supply connection (pin 1). This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS  $\mu$ Processor I/O port.

*Complementary-pin control mode* allows the switch to operate using complementary control pins V1 and V2 (pins 2 & 1), that can be directly driven by +3.3 or 5.0-volt CMOS logic or a suitable  $\mu$ Processor I/O port. This enables the PE4251 to operate in positive control voltage mode within the PE4251 operating limits.


### Evaluation Kit

The SPDT switch evaluation kit board was designed to ease customer evaluation of the PE4251 SPDT switch. The RF common port is connected through a 50Ω transmission line to the bottom SMA connector, J3. Port 1 and Port 2 are connected through 50Ω transmission lines to two SMA connectors on either side of the board, J4 and J2. A through transmission line connects SMA connectors J5 and J6. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.0322". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.033", trace gaps of 0.010", dielectric thickness of 0.028", copper thickness of 0.0021" and  $\epsilon_r$  of 4.3.


J1 provides a means for controlling the DC inputs to the device. The second-to-bottom lower right pin (J1-3) is connected to the device V1 input. The second-to-top upper right pin (J1-7) is connected to the device V2 input. Footprints for decoupling capacitors are provided on both V1 and V2 traces. It is the responsibility of the customer to determine proper supply decoupling for their design application. Removing these components from the evaluation board has not been shown to degrade RF performance.

**Figure 4. Evaluation Board Layouts**



PRT-53366

**Figure 5. Evaluation Board Schematic**




**NOTES**


1. USE 101-0337-02 PCB.
2. CAUTION: CONTAINS PARTS AND ASSEMBLIES SUSCEPTIBLE TO DAMAGE BY ELECTROSTATIC DISCHARGE (ESD)
3. ALL TRANSMISSION LINES ARE: 33MIL WIDTH, 10MIL GAPS, 28MIL CORE DIELECTRIC 4.3  $\epsilon_r$  AND 2.1MIL Cu THICKNESS.

DOC-02389


**Figure 6. Insertion Loss: RFC–RF @ +25 °C**



**Figure 7. Insertion Loss: RFC–RF @ 3.3V**



**Figure 8. Isolation: RFC–RF @ +25 °C**



**Figure 9. Isolation: RFC–RF @ 3.3V**




Figure 10. Return Loss at Active Port @ +25 °C






Figure 11. Return Loss at Active Port @ 3.3V




**Figure 12. Package Drawing**  
8-lead MSOP






**Figure 13. Top Marking Specification**



**Figure 14. Tape and Reel Specifications**  
8-lead MSOP with exposed paddle



- NOTES:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE  $\pm 0.2$
  2. CAMBER IN COMPLIANCE WITH EIA 481
  3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

**Table 7. Ordering Information**

Order Code	Description	Package	Shipping Method
EK4251-01	PE4251 Evaluation kit	Evaluation kit	1 / Box
PE4251MLI-Z	PE4251 SPDT RF switch	Green 8-lead MSOP, exposed paddle	3000 units / T&R

## Sales Contact and Information

For Sales and contact information please visit [www.psemi.com](http://www.psemi.com).

**Advance Information:** The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

**Preliminary Specification:** The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. **Product Specification:** The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: <http://patents.psemi.com>