

Bluetooth® 4.2 Stereo Audio SoC

Features

- · Qualified for Bluetooth v4.2 specifications
- Supports HFP 1.6, HSP 1.2, A2DP 1.3, SPP 1.2 and AVRCP 1.6
- Supports Bluetooth 4.2 dual-mode (BR/EDR/BLE) (FW dependent):
 - Generic access service
 - Device information service
 - Proprietary services for data communication
 - Apple Notification Center Service (ANCS)
- Supports high resolution up to 24-bit, 96 kHz audio data format
- I²S digital audio, microphone, analog audio and AUX-In
- · Supports one microphone input
- · UART, GPIOs and LEDs
- · Supports firmware field upgrade
- · Battery charging

Baseband Features

- · 16 MHz main clock input
- · Built-in Flash memory for programing
- Connects simultaneously two hosts (smartphone and tablet) with HFP/A2DP profiles
- Adaptive Frequency Hopping (AFH)

Audio Codec

- Sub-band coding (SBC) and optional Advanced Audio Coding (AAC) decoding
- · 20-bit DAC with 98 dB SNR
- · 16-bit ADC with 92 dB SNR
- Supports up to 24-bit, 96 kHz I²S digital audio

RF Features

- · Class 2 output power (+2 dBm typical)
- Receive sensitivity: -90 dBm (2 Mbps EDR)
- Combined Tx/Rx RF terminal simplifies external matching and reduces external antenna switches
- Tx/Rx RF switch for Class 2 or Class 3 applications
- Integrated synthesizer requires no external voltage-controlled oscillator (VCO), varactor diode, resonator and loop filter
- Crystal oscillator with built-in digital trimming compensates for temperature or process variations

DSP Audio Processing

- · 32-bit DSP core
- Supports 64 kbps A-Law, µ-Law PCM format/Continuous Variable Slope Delta (CVSD) Modulation for Synchronous Connection-Oriented (SCO) channel operation
- Supports 8/16 kHz noise suppression
- · Supports 8/16 kHz echo cancellation
- Supports Modified Sub-Band Coding (MSBC) decoder for wide band speech
- Built-in High Definition Clean Audio (HCA) algorithms for both narrow band and wide band speech processing
- Packet loss concealment (PLC)
- Built-in audio effect algorithms to enhance audio streaming
- Supports Serial Copy Management System (SCMS-T) content protection

Packages

| Туре | LGA |
|--------------------|-------------|
| Pin count | 68 |
| Contact/Lead pitch | 0.4 |
| Dimensions | 8 x 8 x 0.9 |

Note: All dimensions are in millimeters (mm) unless specified.

Peripherals

- High-speed HCI-UART interface (supports up to 921,600 bps)
- Built-in lithium-ion and lithium-polymer battery charger (up to 350 mA)
- Integrated 1.8V and 3V configurable switching regulator and low-dropout (LDO)
- Built-in ADC for battery monitoring and voltage sensor
- · An AUX-In port for external audio input
- · Three LED drivers

Operating Condition

Operating voltage: 3.2V to 4.2V
Temperature range: -20°C to +70°C

Applications

- · Soundbars and Subwoofers
- · Speaker phones
- · Headsets and headphones

Description

The IS2063 is a stereo audio SoC qualified for Bluetooth v4.2 with Enhanced Data Rate (EDR). It integrates a 32-bit DSP co-processor and a codec which is dedicated for voice and audio applications. For voice applications, the CVSD encoding/decoding, 8K/16K noise reduction and echo cancellation are implemented. For audio applications, the SBC and AAC Low-Complexity (AAC-LC) decoding functions

The IS2063 SoC features a 20-bit audio DAC in addition to an I^2S digital audio interface that supports up to 24-bit, 96 kHz data formats. The system optimization includes an integrated battery voltage sensor, a battery charger, a switching regulator and LDOs.

Table of Contents

| 1.0 Device Overview | 5 |
|---|----------------|
| 2.0 Audio | 11 |
| 3.0 Transceiver | 15 |
| 4.0 Microcontroller | 17 |
| 5.0 Power Management Unit | 19 |
| 6.0 Application Information | 2 ² |
| 7.0 Antenna Placement Rule | 29 |
| 8.0 Electrical Characteristics | 3´ |
| 9.0 Package Information | 39 |
| 10.0 Reflow Profile and Storage Condition | |
| 11.0 Ordering Information | |
| Appendix A: Reference Circuit | 49 |
| Appendix B: Revision History | 53 |
| • | |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.



NOTES:

1.0 DEVICE OVERVIEW

The IS2063 SoC integrates a Bluetooth 4.2 radio transceiver, a Power Management Unit (PMU), a Microcontroller (MCU), an audio codec, a crystal and a 32-bit DSP. The IS2063 SoC can be configured using the UI tool.

Note:

The UI tool is a Windows-based utility tool, which is available for download from the Microchip web site at: www.microchip.com/IS2063.

Figure 1-1 illustrates a typical block diagram of the IS2063 SoC.

FIGURE 1-1: IS2063 SOC BLOCK DIAGRAM




Table 1-1 provides the key features of the IS2063 SoC.

TABLE 1-1: IS2063 KEY FEATURES

| Feature | IS2063 | | | |
|-------------------------------------|----------------------------------|--|--|--|
| Application | Multi-speaker/Soundbar/Subwoofer | | | |
| Stereo/mono | Stereo | | | |
| Pin count | 68 | | | |
| Dimensions (mm ²) | 8 x 8 | | | |
| Audio DAC output | 2 channel | | | |
| DAC (single-ended) SNR at 2.8V (dB) | -98 | | | |
| DAC (capless) SNR at 2.8V (dB) | -96 | | | |
| ADC SNR at 2.8V (dB) | -92 | | | |
| I ² S digital interface | Yes | | | |
| Analog AUX-In | Yes | | | |
| Mono microphone | 1 | | | |
| External audio amplifier interface | Yes | | | |
| UART | Yes | | | |
| LED driver | 3 | | | |
| Internal DC-DC step-down regulator | Yes | | | |
| DC 5V adapter input | Yes | | | |
| Battery charger (350 mA max.) | Yes | | | |
| ADC for thermal charger protection | No | | | |
| Undervoltage protection (UVP) | No | | | |
| GPIO | 15 | | | |
| Button support | 6 | | | |
| NFC (triggered by external NFC) | Yes | | | |
| EEPROM | 128K | | | |
| Customized voice prompt | No | | | |
| Multitone | Yes | | | |
| DSP sound effect | Yes | | | |
| BLE | Yes | | | |
| Bluetooth profiles | • | | | |
| HFP | 1.6 | | | |
| AVRCP | 1.6 | | | |
| A2DP | 1.3 | | | |
| HSP | 1.2 | | | |
| SPP | 1.2 | | | |

Figure 1-2 illustrates the pin diagram of the IS2063 SoC.

FIGURE 1-2: IS2063 SOC PIN DIAGRAM




Table 1-2 provides the pin description of the IS2063 SoC. Users can configure these pins using the UI tool.

TABLE 1-2: IS2063 SOC PIN DESCRIPTION

| Pin No | Pin Type | Name | Description | | |
|--------|----------|----------|--|--|--|
| 1 | Р | VDDAO | Power supply (3.3V) dedicated to codec output ampliers; connect to the CODEC_VO pin | | |
| 2 | 0 | AOHPM | Headphone common mode output/sense input | | |
| 3 | 0 | AOHPL | Left channel analog headphone output | | |
| 4 | Р | VDDA | Power supply (3.3V) or reference voltage for external codec; connect to CODEC_VO pin | | |
| 5 | Р | VCOM | Internal biasing voltage for codec, connect a 4.7 µF capacitor to ground | | |
| 6 | 1 | MIC_N1 | MIC1 mono differential analog negative input | | |
| 7 | I | MIC_P1 | MIC1 mono differential analog positive input | | |
| 8 | Р | MIC_BIAS | Electric microphone biasing voltage | | |
| 9 | 1 | AIR | Right channel, single-ended analog input | | |
| 10 | Ţ | AIL | Left channel, single-ended analog input | | |
| 11 | Р | VDD_CORE | Core 1.2V power input; connect to CLDO_O pin; connect to GND through a 1 µF (X5R/X7R) capacitor | | |
| 12 | 0 | P1_2 | I ² C SCL (EEPROM clock) | | |
| 13 | I/O | P1_3 | I ² C SDA (EEPROM data SDA) | | |
| 14 | 1 | RST_N | System reset (active-low) | | |
| 15 | Р | VDD_IO | I/O power supply input (3.3V); connect to LDO31_VO (pin # 24); connect to GND through a 1 µF (X5R/X7R) capacitor | | |
| 16 | I/O | P0_1 | Configurable control or indication pin (Internally pulled up if configured as an input) • Class1 Tx control signal for external RF T/R switch, active-high | | |
| 17 | I | P2_4 | System configuration pin along with P2_0 and EAN pins can be used to set the IS2063 SoC in any one of these modes: • Application mode (for normal operation) • Test mode (to change EEPROM values) | | |
| | | | Write Flash mode (to load a new firmware into the SoC), see Table 6-1 | | |
| 18 | I/O | P0_4 | Configurable control or indication pin (Internally pulled up if configured as an input) • NFC detection pin, active-low • Out_Ind_1 | | |
| 19 | I/O | P1_5 | Configurable control or indication pin (Internally pulled up if configured as an input) NFC detection pin, active-low Slide switch detector, active-high Out_Ind_1 Multi-SPK Master/Slave mode control (FW dependent) | | |
| 20 | 1 | HCI_RXD | HCI UART data input | | |
| 21 | 0 | HCI_TXD | HCI UART data output | | |

| Pin No | Pin Type | Name | Description | |
|--------|----------|-----------|--|--|
| 22 | Р | CODEC_VO | LDO output for codec power | |
| 23 | Р | LDO31_VIN | LDO input, connect to SYS_PWR (pin # 29) | |
| 24 | Р | LDO31_VO | 3V LDO output, for VDD_IO power, do not calibrate | |
| 25 | Р | ADAP_IN | 5V power adapter input | |
| 26 | Р | BAT_IN | Battery input, voltage range: 3.2V to 4.2V | |
| 27 | I | ADC_IN | Analog input | |
| 28 | Р | SAR_VDD | SAR 1.8V input; connect to BK_O pin | |
| 29 | Р | SYS_PWR | System power output from BAT_IN or ADAP_IN | |
| 30 | Р | BK_VDD | 1.8V buck VDD power input; connect to SYS_PWR pin | |
| 31 | Р | BK_LX | 1.8V buck PWM/PFM output | |
| 32 | Р | BK_O | 1.8V buck feedback input | |
| 33 | I | MFB | Multi-Function Button and power-on key UART RX IND, active-high | |
| 34 | I | LED3 | LED driver 3 | |
| 35 | | LED2 | LED driver 2 | |
| 36 | | LED1 | LED driver 1 | |
| 37 | I/O | P3_7 | Configurable control or indication pin (Internally pulled up if configured as an input) UART TX_IND, active-low | |
| 38 | I/O | P3_5 | Configurable control or indication pin (Internally pulled down if configured as an input) | |
| 39 | I/O | P0_0 | Configurable control or indication pin (Internally pulled up if configured as an input) • Slide switch detector, active-high | |
| 40 | I/O | P0_3 | Configurable control or indication pin (Internally pulled up, if configured as an input) | |
| 41 | l | EAN | External address-bus negative System configuration pin along with P2_0 and P2_4 pins, used to set the IS2063 SoC in any one of the following three modes: • Application mode (for normal operation), • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 | |
| 42 | Р | AVDD_USB | USB power input; connect to LDO31_VO pin | |
| 43 | I/O | DM | Differential data-minus USB | |
| 44 | I/O | DP | Differential data-plus USB | |
| 45 | Р | CLDO_O | 1.2V core LDO output | |
| 46 | Р | PMIC_IN | PMU power input | |
| 47 | Р | RFLDO_O | 1.28V RF LDO output | |
| 48 | Р | VBG | Bandgap output reference for decoupling interference | |
| 49 | Р | ULPC_VSUS | ULPC 1.2V output power, maximum loading 1 mA | |
| 50 | I | XO_N | 16 MHz crystal input negative | |
| 51 | I | XO_P | 16 MHz crystal input positive | |
| 52 | Р | VCC_RF | RF power input (1.28V) for both synthesizer and Tx/Rx block | |
| 53 | I/O | RTX | RF path (transmit/receive) | |

| Pin No | Pin Type | Name | Description | | |
|---------|--------------|---------------|--|--|--|
| 54 | I/O | P3_1 | Configurable control or indication pin (Internally pulled up if configured as an input) • REV key (default), active-low | | |
| 55 | I/O | P3_3 | Configurable control or indication pin (Internally pulled up if configured as an input) • FWD key (default), active-low | | |
| 56 | I/O | P3_6 | Configurable control or indication pin (Internally pulled up if configured as an input) • Multi-SPK Master/Slave mode control (FW dependent) | | |
| 57 | I/O | P0_2 | Configurable control or indication pin (Internally pulled up if configured as an input) Play/Pause key (default) | | |
| 58 | I/O | P2_0 | System configuration pin along with the EAN and P2_4 pins, used to set the IS2063 SoC in any one of the following modes: • Application mode (for normal operation), • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 • Pulse/PWM signal output | | |
| 59 | I/O | P2_7 | Configurable control or indication pin (Internally pulled up if configured as an input) Volume up key (default), active-low | | |
| 60 | I/O | P3_0 | Configurable control or indication pin (Internally pulled up if configured as an input) AUX-In detector, active-low | | |
| 61 | I/O | TFS0 | I ² S interface: left/right clock | | |
| 62 | I/O | P0_5 | Configurable control or indication pin (Internally pulled up if configured as an input) Volume down key (default), active-low | | |
| 63 | Р | VDD_IO | I/O power supply input (3.3V); connect to LDO31_VO pin | | |
| 64 | I/O | DR0 | I ² S interface: digital left/right data | | |
| 65 | I/O | RFS0 | I ² S interface: left/right clock | | |
| 66 | I/O | SCLK0 | I ² S interface: bit clock | | |
| 67 | I/O | DT0 | I ² S interface: digital left/right data | | |
| 68 | 0 | AOHPR | Headphone output, right channel | | |
| 69-83 | Р | EP | Exposed pads, Used as ground (GND) pins | | |
| Lagandi | l= logut pip | O- Output nin | I/O- Input/Output pin D- Dower pin | | |

Legend: I= Input pin O= Output pin I/O= Input/Output pin P= Power pin

Note: All I/O pins can be configured using the UI tool.

2.0 AUDIO

The input and output audios have different stages and each stage can be programmed to vary the gain response characteristics. For microphones, both single-ended inputs and differential inputs are supported. To maintain a high quality signal, a stable bias voltage source to the condenser microphone's FET is provided. The DC blocking capacitors can be used at both positive and negative sides of the input. Internally, this analog signal is converted to 16-bit, 8/16 kHz linear PCM data.

2.1 Digital Signal Processor

Digital Signal Processor (DSP) is used to perform speech and audio processing. The advanced speech features, such as acoustic echo cancellation and noise reduction are in-built. To reduce nonlinear distortion and to help echo cancellation, an outgoing signal level

to the speaker is monitored and adjusted to avoid saturation of speaker output or microphone input. Adaptive filtering is also applied to track the echo path impulse in response to provide echo free and full-duplex user experience.

The embedded noise reduction algorithm helps to extract clean speech signals from the noisy inputs captured by the microphones and improves mutual understanding in communication. The advanced audio features, such as multi-band dynamic range control, parametric multi-band equalizer, audio widening and virtual bass are in-built. The audio effect algorithms improve the user's audio listening experience in terms of better quality after audio signal processing.

Figure 2-1 and Figure 2-2 illustrate the processing flow of speaker-phone applications for speech and audio signal processing.

FIGURE 2-1: SPEECH PROCESSING





FIGURE 2-2: AUDIO PROCESSING



The DSP parameters can be configured using the DSP tool. For additional information on the DSP tool, refer to "IS206X DSP Application Note".


Note:

The DSP tool and "IS206X DSP Application Note" are available for download from the Microchip web site at: www.microchip.com/IS2063.

2.2 Codec


The built-in codec has a high signal-to-noise ratio (SNR) performance and it consists of an ADC, a DAC and an additional analog circuitry. Figure 2-3 through Figure 2-6 illustrate the dynamic range and frequency response of the codec.

FIGURE 2-3: CODEC DAC DYNAMIC RANGE



Note: The data corresponds to the 16 ohm load with 2.8V operating voltage and +25°C operating temperature.

FIGURE 2-4: CODEC DAC THD+N VERSUS INPUT POWER







FIGURE 2-5: CODEC DAC FREQUENCY RESPONSE (CAPLESS MODE)

FIGURE 2-6: CODEC DAC FREQUENCY RESPONSE (SINGLE-ENDED MODE)



Note: The DAC frequency response corresponds to single-ended mode with a 47 μF DC block capacitor.

2.3 Auxiliary Port

The IS2063 SoC supports analog (line-in) signals from the external audio source. The analog (line-in) signal can be processed by the DSP to generate different sound effects (Multi-band dynamic range compression and audio widening), which can be setup by using the DSP tool.

2.4 Analog Speaker Output

The IS2063 SoC supports the following speaker output modes.

- Capless mode Recommended for headphone applications in which capless output connection helps to save the BOM cost by avoiding a large DC blocking capacitor. Figure 2-7 illustrates the capless mode.
- Single-ended mode Used for driving an external audio amplifier where a DC blocking capacitor is required. Figure 2-8 illustrates the single-ended mode.

FIGURE 2-7: ANALOG SPEAKER OUTPUT CAPLESS MODE





FIGURE 2-8: ANALOG SPEAKER OUTPUT SINGLE-ENDED MODE



3.0 TRANSCEIVER

The IS2063 SoC is designed and optimized for Bluetooth 2.4 GHz systems. It contains a complete radio frequency transmitter/receiver section. An internal synthesizer generates a stable clock for synchronizing with another device.

3.1 Transmitter

The internal power amplifier (PA) has a maximum output power of +4 dBm. This is applied into Class 2 or Class 3 radios without an external RF PA. The transmitter performs the IQ conversion to minimize the frequency drift.

3.2 Receiver

The low-noise amplifier (LNA) operates with TR-combined mode for the single port application. It can save the pin on the package without having an external Tx/Rx switch.

The ADC is used to sample the input analog signal and convert it into a digital signal for demodulator analysis. A channel filter is integrated into the receiver channel before the ADC to reduce the external component count and increase the anti-interference capability.

The image rejection filter is used to reject the image frequency for the low-IF architecture, and it also intended to reduce the external Band Pass Filter (BPF) component for a super heterodyne architecture.

The Received Signal Strength Indicator (RSSI) signal feedback to the processor is used to control the RF output power to make a good trade-off for effective distance and current consumption.

3.3 Synthesizer

Synthesizer generates a clock for radio transceiver operation. The VCO inside, with a tunable internal LC tank, can reduce any variation for components. A crystal oscillator with an internal digital trimming circuit provides a stable clock for the synthesizer.

3.4 Modem

DQPSK and 8 DPSK.

For Bluetooth 1.2 specification and below, 1 Mbps was the standard data rate based on the Gaussian Frequency Shift Keying (GFSK) modulation scheme. This basic rate modem meets Basic Data Rate (BDR) requirements of Bluetooth 2.0 with Enhanced Data Rate (EDR) specifications.

For Bluetooth 2.0 and above specifications, EDR is introduced to provide the data rates of 1/2/3 Mbps. For baseband, both BDR and EDR utilize the same 1 MHz symbol rate and 1.6 kHz slot rate. For BDR, symbol 1 represents 1-bit. However, each symbol in the payload part of the EDR packet represents 2 or 3 bits.

This is achieved by using two different modulations, $\pi/4$

3.5 Adaptive Frequency Hopping (AFH)

The IS2063 SoC has an AFH function to avoid RF interference. It has an algorithm to check the nearby interference and to choose a clear channel for transceiver Bluetooth signal.



NOTES:

4.0 MICROCONTROLLER

Microcontroller is built into the SoC to execute the Bluetooth protocols. It operates from 16 MHz to higher frequencies where the firmware can dynamically adjust the trade-off between the computing power and the power consumption. In ROM version, the MCU firmware is hard-wired to minimize the power consumption for the firmware execution and to save the external Flash cost.

4.1 Memory

There are sufficient ROM and RAM to fulfill the processor requirements, in which a synchronous single-port RAM interface is used. The register bank, dedicated single port memory, and Flash memory are connected to the processor bus. The processor coordinates with all link control procedures and the data movement happens using a set of pointer registers.

4.2 External Reset

The IS2063 SoC provides a watchdog timer (WDT) to reset the SoC. It has an integrated Power-on Reset (POR) circuit that resets all circuits to a known Power-on state. This action can also be driven by an


external Reset signal which is used to control the device externally by forcing it into a POR state. The RST_N signal input is active-low and no connection is required in most of the applications.

4.3 Reference Clock

The IS2063 SoC is composed of an integrated crystal oscillation function that uses a 16 MHz ± 10 ppm external crystal and two specified loading capacitors to provide a high quality system reference timer source. This feature is typically used to remove the initial tolerance frequency errors associated with the crystal and its equivalent loading capacitance in mass production. Frequency trim is achieved by adjusting the crystal loading capacitance through the on-chip trim capacitors ($C_{\rm trim}$).

The value of trimming capacitance is 200 fF $(200 \times 10^{-15} \text{ F})$ per LSb at 5-bit word and the overall adjustable clock frequency is ± 40 kHz (based on crystal with load capacitance, C_L spec = 9 pF). Figure 4-1 illustrates the crystal connection of the IS2063 SoC with two capacitors.

FIGURE 4-1: CRYSTAL CONNECTION



Note 1: C_{trim} = 200 fF * (1~31); C_{int} ~ 3 pF.

2: $C_L = [C_{L1} \times C_{L2})/(C_{L1} + C_{L2})] + (C_{trim}/2) + C_{int}$ (Set trim value as 16, then $C_{trim} = 3.2 \text{ pF}$).

3: For 16 MHz crystal, in which $C_1 = 9$ pF, we can get $C_{1,1} = C_{1,2} = 9.1$ pF).

4: For C_L selection, refer to the data sheet of the crystal.



NOTES:

5.0 POWER MANAGEMENT UNIT


The IS2063 SoC has an integrated Power Management Unit (PMU). The main features of the PMU are a lithium-ion and lithium-polymer battery charger and a voltage regulator. A power switch is used to switch over the power source between the battery and an adapter. Also, the PMU provides current for driving three LEDs.

5.1 Charging a Battery

The IS2063 SoC has a built-in battery charger which is optimized for lithium-ion and lithium-polymer batteries. The battery charger includes a current sensor for charging control, user programmable current regulator and high accuracy voltage regulator.

The charging current parameters are configured using the UI tool. Whenever the adapter is plugged-in, the charging circuit becomes activated. Reviving, pre-charging, constant current and constant voltage modes and re-charging functions are included. The maximum charging current is 350 mA. Figure 5-1 illustrates the charging curve of a battery.

FIGURE 5-1: CHARGING CURVE



5.2 Voltage Monitoring

The 10-bit successive approximation register ADC (SAR ADC) provides a dedicated channel for battery voltage level detection. The warning level can be programmed using the UI tool. The ADC provides a granular resolution to enable the MCU to take control over the charging process.

5.3 LDO

The built-in Low-Dropout Regulator (LDO) is used to convert the battery or adapter power for power supply. It also integrates hardware architecture to control the power on/off procedure. The built-in programmable LDOs provide power for codec and digital I/O pads. Also, it is used to buffer the high input voltage from battery or adapter. This LDO requires 1 μF bypass capacitor.


5.4 Switching Regulator

The built-in programmable output voltage regulator can convert the battery voltage to RF and baseband core power supply. This converter has a high conversion efficiency and a fast transient response.

5.5 LED Driver

The IS2063 SoC has three LED drivers to control the LEDs. The LED drivers provide enough sink current (16-step control and 0.35 mA for each step) and the LED can be connected to the IS2063 SoC. The LED settings can be configured using the UI tool. Figure 5-2 illustrates the LED drivers in the IS2063 SoC.

FIGURE 5-2: LED DRIVER



5.6 Under Voltage Protection

When the voltage of the SYS_PWR pin drops below the voltage level of 2.9V, the system will shut-down automatically.


6.0 APPLICATION INFORMATION

6.1 Power Supply

Figure 6-1 illustrates the PCB connection from the BAT_IN pin to other voltage supply pins of the IS2063 SoC. The IS2063 SoC is powered through the BAT_IN input pin. If battery is not connected, an external power supply must be provided as an input to the ADAP_IN pin.

Note: When an external power supply is connected to the ADAP_IN pin, the BAT_IN pin can be left open if battery is not connected.


FIGURE 6-1: POWER TREE DIAGRAM



6.2 Host MCU Interface

Figure 6-2 illustrates the UART interface between the IS2063 SoC and an external MCU.

FIGURE 6-2: HOST MCU INTERFACE OVER UART



The MCU can control the IS2063 SoC over the UART interface and wake-up the IS2063 SoC using the MFB pins. The P3_7 pin can be used to wake-up the host MCU.

Refer to the "UART_CommandSet" document for a list of functions the IS2063 SoC supports and how to use the UI tool to set up the system using the UART command.

Note: The "UART_CommandSet" document is available for download from Microchip

web siteat: www.microchip.com/IS2063.

© 2016 Microchip Technology Inc.

Figure 6-3 through Figure 6-7 illustrate the timing sequences of various UART control signals.






FIGURE 6-4: RX TIMING SEQUENCE (POWER-ON STATE)





FIGURE 6-5: TIMING SEQUENCE (POWER-OFF STATE)

2: For a byte write, 0.01 ms x 32 clock x 2 = 640 μ s.

to ensure a safe operation of the device.




3: It is recommended to have a ramp-down time more than 640 µs during the power-off sequence

BAT_IN SYS_PWR Power-on MCU state 400 ms 200 ms → any <</p> MFB (PWR) - 10 ms BK_O/LDO31_VO — 20 ms RST_N UART Command MCU sends UART command (IS2063 UART_RX) Nack Power-on ACK ACK IS2063 response UART state (IS2063 UART_TX) Wait Retry, if ACK is not received Set "Power-on Directly" boot Maximum: 5 times (1s)

FIGURE 6-6: TIMING SEQUENCE OF POWER-ON (NACK)





6.3 Configuration and Programming

Configuration and firmware programming modes are entered according to the system configuration I/O pins. Table 6-1 provides the system configuration settings. The P2_0, P2_4 and EAN pins have internal pull up.

TABLE 6-1: SYSTEM CONFIGURATION SETTINGS

| P2_0 | P2_4 | EAN | Operating Mode |
|------|------|---------------------------------|-----------------------------|
| High | High | Flash code: Low; ROM code: High | APP mode (Normal operation) |
| Low | High | Flash code: Low; ROM code: High | Test mode (Write EEPROM) |
| Low | Low | High | Write Flash |

6.4 General Purpose I/O Pins

The IS2063 SoC provides 10 GPIOs and these GPIOs can be configured using the UI tool. Table 6-2 and Table 6-3 provide the GPIO configuration details of the IS2063 SoC. The MFB pin must be configured as the power on/off key and the remaining pins can be configured for any one of the default functions as provided in Table 6-2 and Table 6-3.

TABLE 6-2: IS2063 I/O PIN CONFIGURATION

| I/O pin name | Default Functions | | | |
|--------------|-------------------|--|--|--|
| MFB | Power on/off | | | |
| P0_2 | Play/Pause | | | |
| P2_7 | Volume up | | | |
| P0_5 | Volume down | | | |
| P3_3 | FWD | | | |
| P3_1 | REV | | | |

Some pins can be configured to indicate or control the external devices. The most popular applications are NFC for easy pairing and Buzzer for indication and external audio amplifier for loud speaker.

TABLE 6-3: IS2063 I/O PIN (FOR ADDITIONAL FUNCTIONS)

| I/O Configurable Features | Functions | | |
|---------------------------|---------------------|--|--|
| P0_0/P1_5 | Slide switch | | |
| P0_4 | NFC detect | | |
| P0_0/P0_4 | External AMP enable | | |

6.5 I²S Mode Application

The IS2063 SoC provides an I²S digital audio output interface to connect with the external codec or DSP. It provides 8, 16, 44.1, 48, 88.2 and 96 kHz sampling rates for 16-bit and 24-bit data formats. The I²S setting can be configured using the UI and DSP tools.

Note: The DSP and UI tools are available for download from the Microchip web site at: www.microchip.com/IS2063.

The external codec or DSP interfaces with these pins: SCLK0, RFS0, DR0 and DT0 (pin nos. 3, 2, 1, and 4 respectively). Figure 6-8 and Figure 6-9 illustrate the I²S connection between the IS2063 SoC and an external DSP. Use the DSP tool to configure the IS2063 SoC as a master/slave.

For additional information on timing specifications, refer to **8.1** "Timing specifications".

FIGURE 6-8: IS2063 IN I²S MASTER MODE





FIGURE 6-9: IS2063 IN I²S SLAVE MODE





NOTES:

7.0 ANTENNA PLACEMENT RULE

For Bluetooth-enabled products, the antenna placement affects the overall performance of the system. The antenna requires free space to radiate RF signals and it should not be surrounded by the ground plane.

Figure 7-1 illustrates a typical example of good and poor antenna placement on the main application board with the ground plane.

FIGURE 7-1: ANTENNA PLACEMENT EXAMPLES





Figure 7-2 illustrates the recommended keep-out area for the PCB antenna.

FIGURE 7-2: KEEP OUT AREA RECOMMENDED FOR PCB ANTENNA



For additional information on the antenna placement, refer to the specific antenna data sheet of the antenna

manufacturer.



NOTES:

8.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the IS2063 Stereo Audio SoC electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the IS2063 device are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

| Storage temperature -65°C to +150°C Digital core supply voltage VDD_CORE 0V to +1.35V RF supply voltage VCC_RF 0V to +1.35V SAR ADC supply voltage SAR_VDD 0V to +2.1V Codec supply voltage VDDA/VDDAO 0V to +3.3V Buck supply voltage BK_VDD 0V to +4.3V Supply voltage LDO31_VIN 0V to +4.3V Battery input voltage BAT_IN 0V to +4.3V Adapter input voltage ADAP_IN 0V to +7V | Ambient temperature under bias | 20°C to +70°C |
|---|--------------------------------------|----------------|
| RF supply voltage VCC_RF | Storage temperature | 65°C to +150°C |
| SAR ADC supply voltage SAR_VDD | Digital core supply voltage VDD_CORE | 0V to +1.35\ |
| Codec supply voltage VDDA/VDDAO 0V to +3.3\ Buck supply voltage BK_VDD 0V to +4.3\ Supply voltage LDO31_VIN 0V to +4.3\ Battery input voltage BAT_IN 0V to +4.3\ | RF supply voltage VCC_RF | 0V to +1.35\ |
| Buck supply voltage BK_VDD | SAR ADC supply voltage SAR_VDD | 0V to +2.1\ |
| Supply voltage LDO31_VIN | Codec supply voltage VDDA/VDDAO | 0V to +3.3\ |
| Battery input voltage BAT_IN | Buck supply voltage BK_VDD | 0V to +4.3\ |
| · · · · · · · - | Supply voltage LDO31_VIN | 0V to +4.3\ |
| Adapter input voltage ADAP_IN0V to +7V | Battery input voltage BAT_IN | 0V to +4.3\ |
| | Adapter input voltage ADAP_IN | 0V to +7\ |

Note: Stresses listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device at those or any other conditions and those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8-1 through Table 8-9 provide the recommended operating conditions and the electrical specifications of the IS2063 SoC.

TABLE 8-1: RECOMMENDED OPERATING CONDITION

| Symbol | Parameter | Min. | Typical | Max. | Unit |
|------------------------|-----------------------------|------|---------|------|------|
| VDD_CORE | Digital core supply voltage | 1.14 | 1.2 | 1.26 | V |
| VCC_RF | RF supply voltage | 1.22 | 1.28 | 1.34 | V |
| SAR_VDD | SAR ADC supply voltage | 1.62 | 1.8 | 1.98 | V |
| VDDA/VDDAO | Codec supply voltage | 1.8 | 2.8 | 3.0 | V |
| VDD_IO | I/O supply voltage | 3.0 | 3.3 | 3.6 | V |
| BK_VDD | Buck supply voltage | 3 | 3.8 | 4.25 | V |
| LDO31_VIN | Supply voltage | 3 | 3.8 | 4.25 | V |
| BAT_IN | Input voltage for battery | 3.2 | 3.8 | 4.25 | V |
| ADAP_IN | Input voltage for adapter | 4.5 | 5 | 5.5 | V |
| T _{OPERATION} | Operation temperature | -20 | +25 | +70 | °C |

Note: The PMU output powers, BK_O, CODEC_VO, RFLDO_O and CLDO_O, can be programmed through the EEPROM parameters.

TABLE 8-2: BUCK REGULATOR⁽²⁾

| Parameter | Min. | Typical | Max. | Unit |
|--|------|-------------------|-------|---------|
| Input Voltage | 3.0 | 3.8 | 4.25 | V |
| Output Voltage (I _{load} = 70 mA, V _{in} = 4V) | 1.7 | 1.8 | 2.05 | V |
| Output Voltage Accuracy | _ | ±5 | - | % |
| Output Voltage Adjustable Step | _ | 50 | _ | mV/Step |
| Output Adjustment Range | -0.1 | _ | +0.25 | V |
| Average Load Current (I _{LOAD}) | 120 | _ | - | mA |
| Conversion efficiency (BAT = 3.8V, I _{load} = 50 mA) | _ | 88 ⁽¹⁾ | - | % |
| Quiescent Current (PFM) | _ | _ | 40 | μΑ |
| Output Current (peak) | 200 | _ | _ | mA |
| Shutdown Current | _ | _ | <1 | μΑ |

Note 1: Test condition: Temperature +25 $^{\circ}$ C and wired inductor 10 μ H.

2: These parameters are characterized but not tested in manufacturing.

TABLE 8-3: LOW DROP REGULATOR^(1,2)

| Parameter | | Min. | Typical | Max. | Unit |
|--|----------|------|---------|------|------|
| Input Voltage | | 3.0 | 3.8 | 4.25 | V |
| Output Voltage | CODEC_VO | - | 2.8 | _ | V |
| | LDO31_VO | _ | 3.3 | _ | |
| Output Accuracy (V _{IN} = 3.7V, I _{LOAD} = 100 mA, +27 °C) | | - | ±5 | _ | % |
| Output current (average) | | - | _ | 100 | mA |
| Drop-out voltage (I _{load} = maximum output current) | | _ | _ | 300 | mV |
| Quiescent Current (excluding load, I _{load} < 1 mA) | | - | 45 | - | μΑ |
| Shutdown Current | | _ | _ | <1 | μΑ |

Note 1: Test condition: Temperature +25 °C.

2: These parameters are characterized but not tested in manufacturing.

TABLE 8-4: BATTERY CHARGER^(1,3)

| Parameter | | Min. | Typical | Max. | Unit |
|--|---|------|---------|------|------|
| Input Voltage (ADAP_IN) | | 4.5 | 5.0 | 5.5 | V |
| Supply current to charger only | | - | 3 | 4.5 | mA |
| Maximum Battery Fast Charge Current | Headroom > 0.7V (ADAP_IN = 5V) | - | 350 | _ | mA |
| | Headroom = 0.3V~0.7V (ADAP_IN = 4.5V) (Note 2) | - | 175 | _ | mA |
| Trickle Charge Voltage Threshold | | - | 3 | _ | V |
| Battery Charge Termination Current, (% of Fast Charge Current) | | - | 10 | - | % |

Note 1: Headroom = V_{ADAP_IN} - V_{BAT}.

2: When $V_{ADAP\ IN}$ - V_{BAT} > 2V, the maximum fast charge current is 175 mA for thermal protection.

3: These parameters are characterized but not tested in manufacturing.

TABLE 8-5: LED DRIVER^(1,2)

| Parameter | Min. | Typical | Max. | Unit |
|-------------------------------|------|---------|------|------|
| Open-drain Voltage | - | _ | 3.6 | V |
| Programmable Current Range | 0 | _ | 5.25 | mA |
| Intensity Control | - | 16 | _ | step |
| Current Step | - | 0.35 | - | mA |
| Power Down Open-drain Current | - | _ | 1 | μA |
| Shutdown Current | - | _ | 1 | μA |

Note 1: Test condition: BK_O = 1.8V, temperature +25 °C.

2: These parameters are characterized but not tested in manufacturing.

TABLE 8-6: AUDIO CODEC DIGITAL TO ANALOG CONVERTER⁽⁴⁾

| T = +25 $^{\circ}$ C, VDD = 2.8V, 1 kHz sine wave input, Bandwidth = 20 Hz~20 kHz | | | | | | | | |
|---|------|---------|-------|------|----------------|--|--|--|
| Parameter (Condition) | Min. | Typical | Max. | Unit | | | | |
| Output Sampling Rate | | | 128 | _ | f _s | | | |
| Resolution | | 16 | - | 20 | Bit | | | |
| Output Sample Rate | | 8 | - | 48 | kHz | | | |
| Signal to Noise Ratio (Note 1) (SNR @capless mode) for 48 kHz | | | 96 | - | dB | | | |
| Signal to Noise Ratio (Note 1) (SNR @single-ended mode) for 48 kHz | | | 98 | ı | dB | | | |
| Digital Gain | | -54 | - | 4.85 | dB | | | |
| Digital Gain Resolution | | _ | 2~6 | ı | dB | | | |
| Analog Gain | | -28 | _ | 3 | dB | | | |
| Analog Gain Resolution | | - | 1 | ı | dB | | | |
| Output Voltage Full-scale Swing (AVDD = 2.8V) | | 495 | 742.5 | _ | mV/rms | | | |
| Maximum Output Power (16 Ohm load) | | - | 34.5 | - | mW | | | |
| Maximum Output Power (32 Ohm load) | | | 17.2 | - | mW | | | |
| Allowed Load Resistive Capacitive | | - | 16 | O.C. | Ohm | | | |
| | | _ | - | 500 | pF | | | |
| THD+N (16 Ohm load) (Note 2) | | | 0.05 | _ | % | | | |
| Signal to Noise Ratio (SNR @ 16 Ohm load) (Note 3) | | | 98 | _ | dB | | | |

Note 1: f_{in} =1 kHz, B/W=20~20 kHz, A-weighted, THD+N < 0.01%, 0dBFS signal, Load = 100 kOhm.

^{2:} f_{in} = 1 kHz, B/W = 20~20 kHz, A-weighted, -1dBFS signal, Load = 16 Ohm.

^{3:} f_{in} = 1 kHz, B/W = 20~20 kHz, A-weighted, THD+N < 0.05%, 0dBFS signal, Load = 16 Ohm.

^{4:} These parameters are characterized but not tested in manufacturing.

TABLE 8-7: AUDIO CODEC ANALOG TO DIGITAL CONVERTER⁽²⁾

| Parameter (Condition) | Min. | Typical | Max. | Unit |
|---|------|---------|------|--------|
| Resolution | _ | _ | 16 | Bit |
| Output Sample Rate | 8 | _ | 48 | kHz |
| Signal to Noise Ratio (Note 1) (SNR @MIC or Line-in mode) | _ | 92 | _ | dB |
| Digital Gain | -54 | _ | 4.85 | dB |
| Digital Gain Resolution | _ | 2~6 | _ | dB |
| MIC Boost Gain | _ | 20 | - | dB |
| Analog Gain | _ | _ | 60 | dB |
| Analog Gain Resolution | _ | 2.0 | _ | dB |
| Input full-scale at maximum gain (differential) | _ | 4 | _ | mV/rms |
| Input full-scale at minimum gain (differential) | _ | 800 | _ | mV/rms |
| 3 dB bandwidth | _ | 20 | _ | kHz |
| Microphone mode (input impedance) | _ | 24 | _ | kOhm |
| THD+N (microphone input) at 30mVrms input | _ | 0.02 | _ | % |

Note 1: f_{in} =1 kHz, B/W=20~20 kHz, A-weighted, THD+N < 1%, 150 mV_{pp} input.

2: These parameters are characterized but not tested in manufacturing.

TABLE 8-8: TRANSMITTER SECTION FOR BDR AND EDR(1,2)

| Parameter | | Typical | Max. | Bluetooth specification | Unit |
|---------------------------------|----|------------------|------|-------------------------|------|
| Maximum RF Transmit power | _ | 2 ⁽³⁾ | _ | -6 to 4 | dBm |
| EDR/BDR Relative transmit power | -4 | -1.8 | 1 | -4 to 1 | dB |

Note 1: The RF TX power is modulation value.

2: The RF Transmit power is calibrated during production using MP tool and MT8852 Bluetooth Test equipment.

3: Test condition: VCC_RF = 1.28V, temperature +25 °C.

TABLE 8-9: RECEIVER SECTION FOR BDR AND EDR^(1,2)

| | Modulation | Min. | Typical | Max. | Bluetooth specification | Unit |
|-------------------------|------------|------|---------|------|-------------------------|------|
| Sensitivity at 0.1% BER | GFSK | _ | -89 | _ | ≤-70 | dBm |
| Sensitivity at 0.01% | π/4 DQPSK | _ | -90 | _ | ≤-70 | dBm |
| BER | 8 DPSK | _ | -83 | _ | ≤-70 | dBm |

Note 1: Test condition: VCC_RF = 1.28V, temperature +25 °C.

2: These parameters are characterized but not tested in manufacturing.

8.1 Timing specifications

Figure 8-1 and Figure 8-2 illustrate the timing diagram of the IS2063 SoC in I^2S and PCM modes.

FIGURE 8-1: TIMING DIAGRAM FOR I²S MODES (MASTER/SLAVE)




FIGURE 8-2: TIMING DIAGRAM FOR PCM MODES (MASTER/SLAVE)




Figure 8-3 illustrates the audio interface timing diagram and Table 8-10 provides the audio interface timing specifications.

FIGURE 8-3: AUDIO INTERFACE TIMING




TABLE 8-10: AUDIO INTERFACE TIMING SPECIFICATIONS

| PARAMETER | SYMBOL | MIN. | TYP | MAX. | UNIT |
|---------------------------------------|---------------------|------|-----|------|------|
| SCLK0 duty ratio | d _{SCLK} | - | 50 | _ | % |
| SCLK0 cycle time | t _{SCLKCY} | 50 | - | _ | ns |
| SCLK0 pulse width high | t _{SCLKCH} | 20 | - | _ | ns |
| SCLK0 pulse width low | t _{SCLKCL} | 20 | _ | _ | ns |
| RFS0 set-up time to SCLK0 rising edge | t _{RFSSU} | 10 | - | _ | ns |
| RFS0 hold time from SCLK0 rising edge | t _{RFSH} | 10 | _ | _ | ns |
| DR0 hold time from SCLK0 rising edge | t _{DH} | 10 | _ | _ | ns |

Note: Test Conditions: Slave Mode, $f_s = 48 \text{ kHz}$, 24-bit data and SCLK0 period = 256 f_s .



9.0 PACKAGE INFORMATION


9.1 Package Marking Information

Figure 9-1 illustrates the package marking information of the IS2063 SoC.

FIGURE 9-1: PACKAGE MARKING INFORMATION

68 LGA (8x8x0.9 mm)

Example



Legend:

XXX: Chip serial number version and

Pb-free JEDEC designator for SAC305^(*1)

(e4) Pb-free JEDEC designator for NiAu

YY: Year code (last 2 digits of calendar year)
WW: Week code (week of January 1 is week "01")

NNN: Alphanumeric traceability code


Note:


(1) SAC305 is the pre-solder version. Customer need to take care solder paste before screen printing.

9.2 Package Details

Figure 9-2 and Figure 9-3 illustrate the package details of the IS2063 SoC.

FIGURE 9-2: IS2063 - NIAU PACKAGE DETAILS






9.3 Footprint Dimensions

Figure 9-4 illustrates the footprint dimensions of the IS2063 SoC. $\,$

FIGURE 9-4: IS2063 FOOTPRINT DIMENSIONS



10.0 REFLOW PROFILE AND STORAGE CONDITION

Figure 10-1 and Figure 10-2 illustrate the reflow profiles and stencil information of the IS2063 SoC.

10.1 Stencil of SMT Assembly Suggestion

10.1.1 STENCIL TYPE AND THICKNESS

- · Laser cutting
- · Stainless steel
- Thickness: 0.5 mm pitch, thickness more than 0.15 mm

10.1.2 APERTURE SIZE AND SHAPE FOR TERMINAL PAD

- · Aspect ratio (width/thickness) is more than 1.5
- · Aperture shape
 - The stencil aperture is designed to match the pad size on the PCB
 - Oval-shape opening is used to get the optimum paste release
 - Rounded corners to minimize the clogging
 - Positive taper walls (5° tapering) with the bottom opening larger than the top opening

10.1.3 APERTURE DESIGN FOR THERMAL PAD

- Small multiple openings are used instead of one big opening, refer Figure 10-1
- 60 to 80% solder paste coverage
- · Rounded corners to minimize clogging
- Positive taper walls (5° tapering) with the bottom opening larger than the top opening, see Figure 10-2







FIGURE 10-2: STENCIL TYPE



IS2063


10.2 Reflow Condition

Figure 10-3 illustrates the reflow profile and the following are its specific features:

- Standard condition: IPC/JEDEC J-STD-020
- Preheat: 150~200 °C ~60~180 seconds
- Average ramp-up rate (+217 °C to peak): 1~2 °C /sec max

- Temperature maintained above 217: 60~150 seconds
- Time within +5°C of actual peak temperature: 20 \sim 40 seconds
- Peak temperature: 260 +5/-0 °C
- Ramp-down rate (peak to +217°C): +3°C/sec. max
- Time +25 °C to peak temperature: 8 minutes max
- · Cycle interval: 5 minutes

FIGURE 10-3: REFLOW PROFILE



10.3 Storage Condition

Users must follow these specific storage conditions for the IS2063 SoC.

- Calculated shelf life in the sealed bag: 24 months at <40 °C and <90% relative humidity (RH).
- Once the bag is opened, devices that are subjected to reflow solder or other high temperature process must be mounted within 168 hours of factory conditions, that is <30 °C /60% RH.

Figure 10-4 illustrates the IS2063 SoC bag labeling details.

FIGURE 10-4: IS2063 SOC STORAGE CONDITIONS

<90% relative humidity (RH)



Caution This bag contains MOISTURE-SENSITIVE DEVICES

If blank, see adjacent

LEVEL

1. Calculated shelf life in sealed bag : 24 months at < 40°C and

- 2. Peak package body temperature:_____°C
- 3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
 - a) Mounted within: 168 hours of factory conditions If blank, see adjacent bar code label ≤30°C/60% RH, or
 - b) Stored per J-STD-033
- 4. Devices require bake, before mounting, if:
 - a) Humidity Indicator Card reads > 10% for level 2a 5a devices or > 60% for level 2 devices when read at 23±5°C
 - b) 3a or 3b are not met.
- If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.

| Bag | Seal Date | |
|-----|-----------|---------------------------------------|
| 576 | | If blank, see adjacent har code label |

Note: Level and body temperature defined by IPC/JEDEC J-STD-020



11.0 ORDERING INFORMATION

Table 11-1 provides the ordering information of the IS2063 SoC.

TABLE 11-1: ORDERING INFORMATION

| Device | Bluetooth Version | Package | Part Number |
|--------|---|--------------------------------|-------------|
| IS2063 | Bluetooth 4.2, BDR/EDR/BLE SoC with integrated 1 microphone and stereo speaker output, and I ² S digital interface | 8 x 8 x 0.9 mm, 68-LGA package | IS2063GM |

Note: The IS2063 SoC can be purchased through a Microchip representative. Go to http://www.microchip.com/ for the ordering information.



APPENDIX A: REFERENCE CIRCUIT

Figure A-1 through Figure A-4 illustrate the IS2063 reference schematics for the stereo headset application.

FIGURE A-1: IS2063 REFERENCE CIRCUIT FOR STEREO HEADSET






FIGURE A-2: IS2063 REFERENCE CIRCUIT FOR STEREO HEADSET

TEST POINTS



GPIO DESCRIPTION

| MFB | UART_RX_IND; MFB | |
|------|-------------------------------------|--|
| P0_0 | SLIDE SWITCH | |
| P0_2 | PLAY/PAUSE | |
| P0_4 | AMP_EN/NFC | |
| P0_5 | VOL- | |
| P2_7 | VOL+ | |
| P0_3 | REV | |
| P0_1 | FWD | |
| P3_0 | AUX IN Detection | |
| P3_7 | UART_TX_IND | |
| P1_5 | AMP_EN/SLIDE SWITCH | |
| | Multi-SPK Master/Slave mode control | |
| P3_6 | Multi-SPK Master/Slave mode control | |
| P2_0 | System Configuration | |
| EAN | System Configuration | |



DS60001432A-Page 52

FIGURE A-4: IS2063 REFERENCE CIRCUIT FOR STEREO HEADSET STEREO AUX LINE INPUT MIC INPUT STEREO SPEAKER OUTPUT D1 SPE0572 *P30 Low Active SPK JACK Line In Detect P2 PJ-3894D-S125 10u/16V 470p/50V **PUSH BUTTON USB CONNECTOR** MFB/Power FWD D6 SPE0572 SYS_PWR PLAY/PAUSE VOL-REV FB-0803 L4 FB-0803 USB_GND D11 PT-6038N PT-6038N PT-6038N SPE0572 SPE0572 SPE0572 BATTERY CONNECTOR RESET SW8 0.015u/16V RESET IC (OPTION) C30 0.1u/16V 1u/16V MMBT3904 U3 G691L293 All ESD diodes in this schematics are reserved for the testing. Note:

APPENDIX B: REVISION HISTORY

Revision A (June 2016)

This is the initial released version of this document.



THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support



Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0706-5



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

BostonWestborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH

Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Canada - Toronto

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Harbour City, Kowloon

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - TaipeiTel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Dusseldorf

Tel: 49-2129-3766400 **Germany - Karlsruhe** Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286 Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340 **Poland - Warsaw** Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Stockholm

Tel: 46-8-5090-4654 **UK - Wokingham**Tel: 44-118-921-5800

Fax: 44-118-921-5820