RoHS
Available on commercial versions

QUAD N-CHANNEL MOSFET
Qualified per MIL-PRF-19500/597

Qualified Levels:
JAN, JANTX, and JANTXV

DESCRIPTION

This 2N7334 device is military qualified up to a JANTXV level for high-reliability applications. Microsemi also offers numerous other products to meet higher and lower power voltage regulation applications.

Important: For the latest information, visit our website http://www.microsemi.com.



MO-036AB Package

FEATURES

- JEDEC registered 2N7334 number.
- JAN, JANTX, and JANTXV qualifications are available per MIL-PRF-19500/597.
- RoHS compliant versions available (commercial grade only).

APPLICATIONS / BENEFITS

- High frequency operation.
- Lightweight.
- ESD rated to class 1A.

MAXIMUM RATINGS @ T_A = +25 ºC unless otherwise noted.

Parameters / Test Conditions	Symbol	Value	Unit
Operating & Storage Temperature	T_{op}, T_{stg}	-55 to +150	°C
Thermal Resistance, Junction to Ambient 1 die 4 die	$R_{\Theta JA}$	90 50	ºC/W
Gate – Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ T_C = +25 °C	I_{D1}	1.0	A
Continuous Drain Current @ T_C = +100 °C	I_{D2}	0.6	A
Max. Power Dissipation @ T_C = +25 ºC (free air) (1)	P_T	1.4	W
Maximum Drain to Source On State Resistance (1, 2) @ T_J = +25 ºC @ T_J = +150 ºC	MAX $R_{ds(on)}$	 0.70 1.4	Ω
Collector Efficiency	I_S	1.0	A
Single Pulse Avalanche Energy Capability	E_{AS}	75	MJ
Repetitive Avalanche Energy Capability	E_{AR}	.14	MJ
Rated Avalanche Current (repetitive and nonrepetitive)	I_{AR}	1.0	A
Off-State Current	I_{DM}	4.0	A (pk)

Notes:
1. Derated linearly 11 mW/°C for T_C > +25 °C.
2. The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may also be limited by pin diameter:

$$I_D = \sqrt{\frac{T_J(max) - T_C}{R_{\theta JC} \times R_{DS(on)} @ T_J(max)}}$$

3. I_{DM} = 4 x I_{D1} as calculated in note 2.

MSC – Lawrence
6 Lake Street,
Lawrence, MA 01841
Tel: 1-800-446-1158 or
(978) 620-2600
Fax: (978) 689-0803

MSC – Ireland
Gort Road Business Park,
Ennis, Co. Clare, Ireland
Tel: +353 (0) 65 6840044
Fax: +353 (0) 65 6822298

Website:
www.microsemi.com

MECHANICAL and PACKAGING

- CASE: Ceramic, lid: alloy 42, Au over Ni plating.
- TERMINALS: Alloy 42, Au over Ni plating, solder dipped. RoHS compliant without solder dipping on commercial grade only.
- MARKING: Manufacturer's ID, part number, date code.
- WEIGHT: Approx. 1.3 grams.
- See Package Dimensions on last page.

PART NOMENCLATURE



SYMBOLS & DEFINITIONS

Symbol	Definition
I_D	Drain current
I_F	Forward current
T_C	Case temperature
V_{DD}	Drain supply voltage
V_{DS}	Drain to source voltage
V_{GS}	Gate to source voltage

ELECTRICAL CHARACTERISTICS @ T_A = +25 °C, unless otherwise noted

Parameters / Test Conditions	Symbol	Min.	Max.	Unit
OFF CHARACTERTICS				
Drain-Source Breakdown Voltage V_{GS} = 0 V, I_D = 1m A	$V_{(BR)DSS}$	100		V
Gate-Source Voltage (Threshold) $V_{DS} \geq V_{GS}$, I_D = 0.25mA $V_{DS} \geq V_{GS}$, I_D = 0.25 mA, T_j = +125 °C $V_{DS} \geq V_{GS}$, I_D = 0.25 mA, T_j = -55 °C	 $V_{GS(th)1}$ $V_{GS(th)2}$ $V_{GS(th)3}$	 2.0 1.0	 4.0 5.0	V
Gate Current V_{GS} = ±20 V, V_{DS} = 0 V V_{GS} = ±20 V, V_{DS} = 0 V, T_j = +125 °C	 I_{GSS1} I_{GSS2}		 ±100 ±200	nA
Drain Current V_{GS} = 0 V, V_{DS} = 80 % of rated V_{DS} V_{GS} = 0 V, V_{DS} = 80 % of rated V_{DS}, T_j = +125 °C	 I_{DSS1} I_{DSS2}		 25 0.25	 µA mA
Static Drain-Source On-State Resistance V_{GS} = 10 V, I_D = 0.60 A V_{GS} = 10 V, I_D = 1.0 A T_j = +125 °C V_{GS} = 10 V, I_D = 0.60 A	 $r_{DS(on)1}$ $r_{DS(on)2}$ $r_{DS(on)3}$		 0.70 0.80 1.4	 Ω Ω Ω
Diode Forward Voltage V_{GS} = 0 V, I_D = 1.0 A	V_{SD}		1.5	V

DYNAMIC CHARACTERISTICS

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Gate Charge:	Condition B				
On-State Gate Charge		$Q_{g(on)}$		15	
Gate to Source Charge		Q_{gs}		7.5	nC
Gate to Drain Charge		Q_{gd}		7.5	

SWITCHING CHARACTERISTICS

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Switching time tests:					
Turn-on delay time	I_D = 1.0 A, V_{GS} = 10 V,	$t_{d(on)}$		20	
Rinse time	Gate drive impedance = 7.5 Ω,	t_r		25	ns
Turn-off delay time	V_{DD} = 50 V	$t_{d(off)}$		40	
Fall time		t_f		40	
Diode Reverse Recovery Time	di/dt = 100 A/µs, $V_{DD} \leq$ 30 V, I_D = 1.0 A	t_{rr}		200	ns

GRAPHS



FIGURE 1 – Thermal Response Curves



FIGURE 2 - Maximum Drain Current vs Case Temperature

GRAPHS (continued)



FIGURE 3 - Maximum Safe Operating Area

PACKAGE DIMENSIONS



Symbol	Dimensions				Notes
	Inch		Millimeters		
	Min	Max	Min	Max	
BH	.105	.175	2.67	4.45	11
BL	.690	.770	17.53	19.56	
BW	.290	.325	7.37	8.26	
BW_1	.280	.310	7.11	7.87	10
LH	.025	.055	0.64	1.40	9, 11
LT	.008	.012	0.203	0.305	
LW	.015	.021	0.381	0.533	9
LW_1	.038	.060	0.97	1.52	

Symbol	Dimensions				Notes
	Inch		Millimeters		
	Min	Max	Min	Max	
LS	.300 TP		7.62 TP		5, 6
LS1	.100 TP		2.54 TP		5, 6
LL	.125	.175	3.18	4.45	11
LL_1	.000	.030	0.00	0.76	
α	0°	15°	0°	15°	7
R	.010		0.25		
S	.030	.095	0.76	2.41	
N	14		14		8

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Refer to applicable symbol list.
4. Dimensioning and tolerancing in accordance with ASME Y14.5.
5. Leads within +/- .005 inch (0.13 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
6. LS_1 and LS applies in zone LL_1 when unit installed.
7. α applies to spread leads prior to installation.
8. N is the number of terminal positions.
9. Outlines on which the seating plane is coincident with the base plane (LH = 0), terminals lead standoffs are not required, and LH1 may equal LW along any part of the lead above the seating/base plane.
10. BW_1 does not include particles of package materials.
11. This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outline No. GS-3.