


**Low voltage brush DC motor driver**

Datasheet - production data

**Features**

- Operating voltage from 1.8 to 10 V
- Maximum output current 2.6 A<sub>rms</sub> with OUTAx paralld to OUTBx
- R<sub>DS(ON)</sub> HS + LS = 0.2 Ω typ.
- Current control with programmable off-time
- Full protection set
  - Non-dissipative overcurrent protection
  - Short-circuit protection
  - Thermal shutdown
- Energy saving and long battery life with standby consumption less than 80 nA

**Applications**

Battery-powered DC motor applications such as:

- Toys
- Portable printers
- Robotics
- Point of sales (POS) devices
- Portable medical equipment
- Healthcare and wellness devices (shavers and toothbrushes)

**Description**

The STSPIN250 is a single brush DC motor driver integrating a low R<sub>ds(ON)</sub> power stage in a small VFQFPN 3 x 3 mm package.

The full-bridge implements a PWM current controller with fixed OFF time.

The device is designed to operate in battery-powered scenarios and can be forced in a zero-consumption state allowing a significant increase in battery life.

The device offers a complete set of protection features including overcurrent, overtemperature and short-circuit protection.

# Contents

- 1      Block diagram ..... 5**
- 2      Electrical data ..... 6**
  - 2.1 Absolute maximum ratings ..... 6
  - 2.2 Recommended operating conditions ..... 6
  - 2.3 Thermal data ..... 7
  - 2.4 ESD protections ..... 7
- 3      Electrical characteristics ..... 8**
- 4      Pin description ..... 10**
- 5      Typical applications ..... 12**
- 6      Device description ..... 13**
  - 6.1 Standby and power-up ..... 13
  - 6.2 Motor driving ..... 13
  - 6.3 PWM current control ..... 15
    - TOFF adjustment ..... 17
  - 6.4 Overcurrent and short-circuit protections ..... 18
  - 6.5 Thermal shutdown ..... 20
- 7      Graphs ..... 21**
- 8      Package information ..... 23**
  - 8.1 VFQFPN 3 x 3 x 1.0- 16L package information ..... 23
- 9      Ordering information ..... 25**
- 10     Revision history ..... 25**

## List of tables


Table 1.	Absolute maximum ratings . . . . .	6
Table 2.	Recommended operating conditions . . . . .	6
Table 3.	Thermal data . . . . .	7
Table 4.	ESD protection ratings . . . . .	7
Table 5.	Electrical characteristics . . . . .	8
Table 6.	Pin description . . . . .	10
Table 7.	Typical application values . . . . .	12
Table 8.	Truth table . . . . .	13
Table 9.	ON and slow decay states . . . . .	15
Table 10.	Recommended $R_{RCOFF}$ and $C_{RCOFF}$ values according to $R_{OFF}$ . . . . .	17
Table 11.	VFQFPN 3 x 3 x 1.0 - 16L package mechanical data . . . . .	24
Table 12.	Device summary . . . . .	25
Table 13.	Document revision history . . . . .	25

## List of figures

Figure 1.	Block diagram . . . . .	5
Figure 2.	Pin connection (top view) . . . . .	10
Figure 3.	Typical application schematic . . . . .	12
Figure 4.	Timing diagram . . . . .	14
Figure 5.	PWM current control . . . . .	16
Figure 6.	OFF time regulation circuit . . . . .	17
Figure 7.	OFF time vs $R_{OFF}$ value . . . . .	17
Figure 8.	Overcurrent and short-circuit protections management . . . . .	18
Figure 9.	Disable time versus $R_{EN}$ and $C_{EN}$ values ( $V_{DD} = 3.3\text{ V}$ ) . . . . .	19
Figure 10.	Disable time versus $R_{EN}$ and $C_{EN}$ values ( $V_{DD} = 1.8\text{ V}$ ) . . . . .	19
Figure 11.	Thermal shutdown management . . . . .	20
Figure 12.	Power stage resistance versus supply voltage . . . . .	21
Figure 13.	Power stage resistance versus temperature . . . . .	21
Figure 14.	Overcurrent threshold versus supply voltage . . . . .	22
Figure 15.	VFQFPN 3 x 3 x 1.0 - 16L package outline . . . . .	23
Figure 16.	VFQFPN 3 x 3 x 1.0 - 16L recommended footprint . . . . .	24

# 1 Block diagram

Figure 1. Block diagram



## 2 Electrical data

### 2.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Test condition	Value	Unit
$V_S$	Supply voltage	-	-0.3 to 11	V
$V_{IN}$	Logic input voltage	-	-0.3 to 5.5	V
$V_{OUT} - V_{SENSE}$	Output to sense voltage drop	-	up to 12	V
$V_S - V_{OUT}$	Supply to output voltage drop	-	up to 12	V
$V_{SENSE}$	Sense pins voltage	-	-1 to 1	V
$V_{REF}$	Reference voltage input	-	-0.3 to 1	V
$I_{OUT,RMS}$	Continuous power stage output current (OUTAx // OUTBx)	-	2.6	Arms
$T_{j,OP}$	Operative junction temperature	-	-40 to 150	°C
$T_{j,STG}$	Storage junction temperature	-	-55 to 150	°C

### 2.2 Recommended operating conditions

Table 2. Recommended operating conditions

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_S$	Supply voltage	-	1.8	-	10	V
$V_{IN}$	Logic input voltage	-	0	-	5	V
$V_{REF}$	Reference voltage input	-	0.1	-	0.5	V
$t_{INw}$	Logic input positive/negative pulse width	-	300	-	-	ns

## 2.3 Thermal data

**Table 3. Thermal data**

Symbol	Parameter	Conditions	Value	Unit
$R_{thJA}$	Junction to ambient thermal resistance	Natural convection, according to JESD51-2A <sup>(1)</sup>	57.1	°C/W
$R_{thJCTop}$	Junction to case thermal resistance (top side)	Simulation with cold plate on package top	67.3	°C/W
$R_{thJCbot}$	Junction to case thermal resistance (bottom side)	Simulation with cold plate on exposed pad	9.1	°C/W
$R_{thJB}$	Junction to board thermal resistance	According to JESD51-8 <sup>(1)</sup>	23.3	°C/W
$\Psi_{JT}$	Junction to top characterization	According to JESD51-2A <sup>(1)</sup>	3.3	°C/W
$\Psi_{JB}$	Junction to board characterization	According to JESD51-2A <sup>(1)</sup>	22.6	°C/W

1. Simulated on a 21.2 x 21.2 mm board, 2s2p 1 Oz copper and four 300  $\mu$ m via below exposed pad.

## 2.4 ESD protections

**Table 4. ESD protection ratings**

Symbol	Parameter	Test condition	Class	Value	Unit
HBM	Human body model	Conforming to ANSI/ESDA/JEDEC JS-001-2014	H2	2	kV
CDM	Charge device model	Conforming to ANSI/ESDA/JEDEC JS-001-2014	C2a	500	V

### 3 Electrical characteristics

Testing conditions:  $V_S = 5\text{ V}$ ,  $T_j = 25\text{ °C}$ , unless otherwise specified.

**Table 5. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Supply</b>						
$V_{Sth(ON)}$	$V_S$ turn-on voltage	$V_S$ rising from 0 V	1.45	1.65	1.79	V
$V_{Sth(OFF)}$	$V_S$ turn-off voltage	$V_S$ falling from 5 V	1.3	1.45	1.65	V
$V_{Sth(HYS)}$	$V_S$ hysteresis voltage	-	-	180		mV
$I_S$	$V_S$ supply current	No commutations EN = 0 $R_{OFF} = 160\text{ k}\Omega$	-	960	1300	$\mu\text{A}$
		No commutations EN = 1 $R_{OFF} = 160\text{ k}\Omega$	-	1500	1950	$\mu\text{A}$
$I_{S,STBY}$	$V_S$ standby current	STBY = 0 V	-	10	80	nA
$V_{STBYL}$	Standby low logic level input voltage	-	-	-	0.9	V
$V_{STBYH}$	Standby logic level input voltage	-	1.48	-	-	V
<b>Power stage</b>						
$R_{DS(ON)HS+LS}$	Total on resistance HS + LS <sup>(1)</sup> (OUTAx // OUTBx)	$V_S = 10\text{ V}$ $I_{OUT} = 1.3\text{ A}$	-	0.2	0.33	$\Omega$
		$V_S = 10\text{ V}$ $I_{OUT} = 1.3\text{ A}$ $T_j = 125\text{ °C}^{(2)}$	-	0.27	0.44	
		$V_S = 3\text{ V}$ , $I_{OUT} = 0.4\text{ A}$	-	0.27	0.4	
$I_{DSS}$	Leakage current	OUTx = $V_S$	-	-	1	$\mu\text{A}$
		OUTx = GND	-1	-	-	
$V_{DF}$	Freewheeling diode forward voltage	$I_D = 1.3\text{ A}$	-	0.9	-	V
$t_{rise}$	Rise time	$V_S = 10\text{ V}$ ; unloaded outputs	-	10	-	ns
$t_{fall}$	Fall time	$V_S = 10\text{ V}$ ; unloaded outputs	-	10	-	ns
$t_{DT}$	Dead time	-	-	50	-	ns
<b>PWM current controller</b>						
$V_{SNS,OFFSET}$	Sensing offset	$V_{REF} = 0.5\text{ V}$ Internal reference 20% $V_{REF}$	-15	-	+15	mV
$t_{OFF}$	Total OFF time	$R_{OFF} = 10\text{ k}\Omega$	-	9	-	$\mu\text{s}$
		$R_{OFF} = 160\text{ k}\Omega$	-	125	-	$\mu\text{s}$




Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$\Delta f_{OSC}$	Oscillator precision	$f_{OSC}/f_{OSC,ID}$	-20%	-	+20%	-
$t_{OFF,jitter}$	Total OFF time jittering	$R_{OFF} = 10\text{ k}\Omega$	-	-	2%	-
<b>Logic IOs</b>						
$V_{IH}$	High logic level input voltage	-	1.6	-	-	V
$V_{IL}$	Low logic level input voltage	-	-	-	0.6	V
$V_{RELEASE}$	FAULT open drain release voltage	-	-	-	0.4	V
$V_{OL}$	Low logic level output voltage	$I_{OL} = 4\text{ mA}$	-	-	0.4	V
$R_{STBY}$	STBY pull-down resistance	-	-	36	-	k $\Omega$
$I_{PDEN}$	EN pull-down current	-	-	10.5	-	$\mu\text{A}$
$t_{END}$	EN input propagation delay	From EN falling edge to OUT high impedance	-	55	-	ns
$t_{PWM,d(ON)}$	PWM turn-on propagation delay	See <a href="#">Figure 4 on page 14</a>	-	125	-	ns
$t_{PWM,d(OFF)}$	PWM turn-off propagation delay	See <a href="#">Figure 4</a>	-	140	-	ns
$t_{PH,d}$	PH propagation delay	See <a href="#">Figure 4</a>	-	125	-	ns
<b>Protections</b>						
$T_{JSD}$	Thermal shutdown threshold	-	-	160	-	$^{\circ}\text{C}$
$T_{JSD,Hyst}$	Thermal shutdown hysteresis	-	-	40	-	$^{\circ}\text{C}$
$I_{OC}$	Overcurrent threshold	Single OUT	-	2	-	A
		OUTAx // OUTBx	-	4	-	

1. Production test made on single outputs.
2. Based on characterization data on a limited number of samples, not tested during production.

## 4 Pin description

Figure 2. Pin connection (top view)



**Note:** The exposed pad, TEST0 and TEST1 pins must be connected to ground.  
 OUTA1 and OUTB1 must be connected together.  
 OUTA2 and OUTB2 must be connected together.  
 SENSEA and SENSEB must be connected together.

Table 6. Pin description

No.	Name	Type	Function
1	PH	Logic input	Phase input
2	PWM	Logic input	PWM input
3	OUTA1	Power output	Power bridge output side A1, must be connected to OUTB1.
4	SENSEA	Power output	Sense output A, must be connected to SENSEB.
5	OUTA2	Power output	Power bridge output side A2, must be connected to OUTB2.
6	VS	Supply	Device supply voltage.
7, EPAD	GND	Ground	Device ground.
8	OUTB2	Power output	Power bridge output side B2, must be connected to OUTA2.
9	SENSEB	Power output	Sense output B, must be connected to SENSEA.

Table 6. Pin description (continued)


No.	Name	Type	Function
10	OUTB1	Power output	Power bridge output side B1, must be connected to OUTA1.
11	REF	Analog input	Reference voltage for the current limiter circuitry.
12	TOFF	Analog input	Internal oscillator frequency adjustment.
13	ENFAULT	Logic input/ open drain output	Logic input 5 V compliant whit and open drain output. This is the power stage enable (when low the power stage is turned off) and it is forced low through the integrated open-drain MOSFET when a failure occurs.
14	STBY\RESET	Logic input	Logic input 5 V compliant. When forced low the device is forced into the low consumption mode.
15	TEST0	-	Reserved pin. This pin must be connected to ground.
16	TEST1	-	Reserved pin. This pin must be connected to ground.

# 5 Typical applications

Table 7. Typical application values

Name	Value
$C_S$	2.2 $\mu\text{F}$ / 16 V
$C_{SPOL}$	22 $\mu\text{F}$ / 16 V
$R_{SNS}$	330 m $\Omega$ / 1 W
$C_{EN}$	10 nF / 6.3 V
$R_{EN}$	18 k $\Omega$
$C_{STBY}$	1 nF / 6.3 V
$R_{STBY}$	18 k $\Omega$
$C_{RCOFF}$	22 nF
$R_{RCOFF}$	1 k $\Omega$
$R_{OFF}$	47 k $\Omega$ ( $t_{OFF} \cong 37 \mu\text{s}$ )

Figure 3. Typical application schematic



## 6 Device description

The STSPIN250 is a single brush DC motor driver integrating a PWM current controller and a power stage composed by a fully-protected full-bridge.

### 6.1 Standby and power-up

The device provides a low settable consumption mode forcing the STBY\RESET input below the  $V_{STBYL}$  threshold.

When the device is in the standby status, the power stage is disabled (outputs are in high impedance) and the supply to the integrated control circuitry is cut-off.


### 6.2 Motor driving

The outputs of the full-bridge are controlled by the PWM and PH inputs as listed in [Table 8](#).

**Table 8. Truth table**

ENFAULT	PH	PWM	OUTx1	OUTx2	Full-bridge condition
0	X	X	HiZ	HiZ	Disabled
1	0	0	GND	GND	Both LS on
1	0	1	GND	VS	HSx2 and LSx1 on (current X1 ← X2)
1	1	0	GND	GND	Both LS on
1	1	1	VS	GND	HSx1 and LSx2 on (current X1 → X2)

Figure 4. Timing diagram



### 6.3 PWM current control

The device implements a current controller.

The voltage on the sense pins ( $V_{SENSE}$ ) is compared to the reference voltage applied on the REF pin ( $V_{REF}$ ).

When  $V_{SENSE} > V_{REF}$ , the current limiter is triggered, the OFF time counter is started, and the decay sequence is performed.

The decay sequence starts turning on all the low sides of the full-bridge. After the programmed OFF time the system returns to the ON state.

**Table 9. ON and slow decay states**

PH	PWM	ON	Decay
0	0	HSx1 = OFF <b>LSx1 = ON</b> HSx2 = OFF <b>LSx2 = ON</b>	N.A. <sup>(1)</sup>
0	1	HSx1 = OFF <b>LSx1 = ON</b> <b>HSx2 = ON</b> LSx2 = OFF	HSx1 = OFF <b>LSx1 = ON</b> HSx2 = OFF <b>LSx2 = ON</b>
1	0	HSx1 = OFF <b>LSx1 = ON</b> HSx2 = OFF <b>LSx2 = ON</b>	N.A. <sup>(1)</sup>
1	1	<b>HSx1 = ON</b> LSx1 = OFF HSx2 = OFF <b>LSx2 = ON</b>	HSx1 = OFF <b>LSx1 = ON</b> HSx2 = OFF <b>LSx2 = ON</b>

1. During decays the input values are ignored until the system returns to ON condition (decay time expired).

The reference voltage value,  $V_{REF}$ , has to be selected according to the load current target value (peak value) and sense resistors value.

#### Equation 1

$$V_{REF} = R_{SNSx} \cdot I_{LOAD,peak}$$

In choosing the sense resistors value, two main issues must be taken into account:

- The sensing resistor dissipates energy and provides dangerous negative voltages on the SENSE pins during the current recirculation. For this reason the resistance of this component should be kept low (using multiple resistors in parallel will help obtaining the required power rating with standard resistors).
- The lower is the  $R_{SNSx}$  value, the higher is the peak current error due to noise on the  $V_{REF}$  pin and to the input offset of the current sense comparator: too low values of  $R_{SNSx}$  must be avoided.






### TOFF adjustment

The decay time is adjusted through an external resistor connected between the TOFF pin and ground as shown in [Figure 6](#). A small RC series must be inserted in parallel with the regulator resistor in order to increase the stability of the regulation circuit according indications listed in [Table 10](#).

**Figure 6. OFF time regulation circuit**




The relation between the OFF time and the external resistor value is shown in the graph of [Figure 7](#). The value typically ranges from 10  $\mu\text{s}$  to 150  $\mu\text{s}$ .

**Table 10. Recommended  $R_{RCOFF}$  and  $C_{RCOFF}$  values according to  $R_{OFF}$**

$R_{OFF}$	$R_{RCOFF}$	$C_{RCOFF}$
$10\text{ k}\Omega \leq R_{OFF} < 82\text{ k}\Omega$	1 k $\Omega$	22 nF
$82\text{ k}\Omega \leq R_{OFF} \leq 160\text{ k}\Omega$	2.2 k $\Omega$	22 nF

**Figure 7. OFF time vs  $R_{OFF}$  value**




### 6.4 Overcurrent and short-circuit protections

The device embeds circuitry protecting each power output against the overload and short-circuit conditions (short-circuit to ground, short-circuit to VS and short-circuit between outputs).

When the overcurrent or the short-circuit protection is triggered, the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET discharging the external C<sub>EN</sub> capacitor.

The power stage is kept disabled and the open-drain MOSFET is kept ON until the EN\FAULT input falls below the V<sub>RELEASE</sub> threshold, then the C<sub>EN</sub> capacitor is charged through the R<sub>EN</sub> resistor.

**Figure 8. Overcurrent and short-circuit protections management**



The total disable time after an overcurrent event can be set by properly sizing the external network connected to the EN\FAULT pin (refer to [Figure 9](#) and [Figure 10](#)):

**Equation 2**


$$t_{DIS} = t_{discharge} + t_{charge}$$

But t<sub>charge</sub> is normally very higher than t<sub>discharge</sub> we can consider only the second one contribution:

$$t_{DIS} \cong R_{EN} \cdot C_{EN} \cdot \ln \frac{(V_{DD} - R_{EN} \cdot I_{PD}) - V_{RELEASE}}{(V_{DD} - R_{EN} \cdot I_{PD}) - V_{IH}}$$


Where V<sub>DD</sub> is the pull-up voltage of the R<sub>EN</sub> resistor.

Figure 9. Disable time versus  $R_{EN}$  and  $C_{EN}$  values ( $V_{DD} = 3.3\text{ V}$ )



AM040001

Figure 10. Disable time versus  $R_{EN}$  and  $C_{EN}$  values ( $V_{DD} = 1.8\text{ V}$ )



AM040002


### 6.5 Thermal shutdown

The device embeds circuitry protecting it from the overtemperature condition.

When the thermal shutdown temperature is reached the power stage is disabled and the EN\FAULT input is forced low through the integrated open-drain MOSFET.

The protection and the EN\FAULT output are released when the IC temperature returns below a safe operating value ( $T_{jSD} - T_{jSD,Hyst}$ ).

Figure 11. Thermal shutdown management



# 7 Graphs

Figure 12. Power stage resistance versus supply voltage






Figure 13. Power stage resistance versus temperature



AM040005

Figure 14. Overcurrent threshold versus supply voltage



## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

### 8.1 VFQFPN 3 x 3 x 1.0- 16L package information

Figure 15. VFQFPN 3 x 3 x 1.0 - 16L package outline





Table 11. VFQFPN 3 x 3 x 1.0 - 16L package mechanical data<sup>(1)</sup>

Symbol	Dimensions (mm)		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	-	0.02	-
A3	-	0.20	-
b	0.18	0.25	0.30
D	2.85	3.00	3.15
D2	1.70	1.80	1.90
E	2.85	3.00	3.15
E2	1.70	1.80	1.90
e	-	0.50	-
L	0.45	0.50	0.55

- VFQFPN stands for "Thermally Enhanced Very thin Fine pitch Quad Packages No lead".  
 Very thin:  $0.80 < A \leq 1.00$  mm / fine pitch:  $e < 1.00$  mm.  
 The pin #1 identifier must exist on the top surface of the package by using indentation mark or other feature of the package body.

Figure 16. VFQFPN 3 x 3 x 1.0 - 16L recommended footprint





## 9 Ordering information

Table 12. Device summary

Order code	Package	Packaging
STSPIN250	VFQFPN 3 x 3 x1.0 - 16L	Tape and reel

## 10 Revision history

Table 13. Document revision history

Date	Revision	Changes
17-Oct-2016	1	Initial release.
04-Nov-2016	2	Updated document status to: <i>Datasheet - production data</i> on page 1. Updated <a href="#">Figure 1 on page 5</a> and <a href="#">Figure 12 on page 21</a> (replaced by new figures). Updated <a href="#">Table 2 on page 6</a> (added new parameter $t_{INW}$ ). Minor modifications throughout document.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved