

# 36-Mbit (2 M × 18) Flow-Through SRAM with NoBL™ Architecture

#### **Features**

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Supports up to 133-MHz bus operations with zero wait states

  □ Data is transferred on every clock
- Pin-compatible and functionally equivalent to ZBT™ devices
- Internally self timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte Write capability
- 3.3 V/2.5 V I/O power supply
- Fast clock-to-output times

  □ 6.5 ns (for 133-MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- Synchronous self timed writes
- Asynchronous Output Enable
- CY7C1463BV33 available in JEDEC-standard Pb-free 100-pin TQFP package
- Three chip enables for simple depth expansion
- Automatic Power down feature available using ZZ mode or CE deselect
- Burst Capability linear or interleaved burst order
- Low standby power

# **Functional Description**

The CY7C1463BV33 is a 3.3 V, 2 M × 18 Synchronous Flow -through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1463BV33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four Byte Write Select  $(\overline{BW}_X)$  and a Write Enable  $(\overline{WE})$  input. All writes are conducted with on-chip synchronous self timed write circuitry.


Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

# **Selection Guide**

Description	133 MHz	Unit
Maximum Access Time	6.5	ns
Maximum Operating Current	310	mA
Maximum CMOS Standby Current	120	mA



# Logic Block Diagram - CY7C1463BV33





# Contents


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Burst Read Accesses	
Single Write Accesses	6
Burst Write Accesses	
Sleep Mode	7
Interleaved Burst Address Table	
(MODE = Floating or VDD)	7
Linear Burst Address Table (MODE = GND)	
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	8
Maximum Ratings	
Operating Range	
Neutron Soft Error Immunity	

Electrical Characteristics	5
Capacitance	10
Thermal Resistance	
AC Test Loads and Waveforms	10
Switching Characteristics	11
Switching Waveforms	12
Ordering Information	15
Ordering Code Definitions	15
Package Diagram	
Acronyms	
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	
Products	
PSoC Solutions	10



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





# **Pin Definitions**

Name	I/O	Description					
A <sub>0</sub> , A <sub>1</sub> , A		Address Inputs Used to Select one of the Address Locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.					
BW <sub>A</sub> , BW <sub>B</sub>		Byte Write Inputs, Active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.					
WE		Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.					
ADV/ <del>LD</del>	Input- Synchronous	vance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH ad CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be ded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new dress.					
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{\text{CEN}}$ . CLK is only recognized if CEN is active LOW.					
CE <sub>1</sub>		Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device.					
CE <sub>2</sub>		Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device.					
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device.					
ŌĒ	Asynchronous	Output Enable, Asynchronous Input, Active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device is deselected.					
CEN		Clock Enable Input, Active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.					
ZZ		<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.					
DQ <sub>s</sub>	Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{DQ}_s$ and $\overline{DQP}_{[A:B]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .					
DQP <sub>X</sub>		<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $BW_X$ correspondingly.					
MODE		<b>Mode Input. Selects the Burst Order of the Device</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.					
$V_{\mathrm{DD}}$	Power Supply	Power Supply Inputs to the Core of the Device.					
$V_{\mathrm{DDQ}}$	I/O Power Supply	Power Supply for the I/O Circuitry.					
V <sub>SS</sub>	Ground	Ground for the Device.					
NC	N/A	No Connects. Not internally connected to the die.					



#### Pin Definitions (continued)

Name	I/O	Description
NC/72M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/576M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/1G	N/A	Not Connected to the Die. Can be tied to any voltage level.

#### **Functional Overview**

The CY7C1463BV33 is a synchronous flow through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) active at the rising edge of the clock. If Clock Enable ( $\overline{\text{CEN}}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable ( $\overline{\text{WE}}$ ).  $\overline{\text{BW}}_X$  can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active
- The Write Enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access, the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1463BV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in Single Read Accesses. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\underline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

The data written during the Write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1463BV33 provides byte write capability that is described in the truth table. Asserting the Write Enable input (WE) with the selected Byte Write Select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1463BV33 is a common I/O device, data must not be driven into the device while the outputs are active. The Output Enable ( $\overline{\text{OE}}$ ) can be deasserted HIGH before presenting data to the DQs and DQP $_{X}$  inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQP $_{X}$  are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{\text{OE}}$ .



#### **Burst Write Accesses**

The CY7C1463BV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four  $\underline{Wri}$ te operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in Single Write Accesses on page 6. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ ) and  $\overline{WE}$  inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Address Table (MODE = GND)**

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	100	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



## **Truth Table**

The truth table for CY7C1463BV33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{X}$	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Χ	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Χ	Х	Х	L	Н	Х	Х	Х	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Χ	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Χ	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Χ	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

## **Truth Table for Read/Write**

The read/write truth table for CY7C1463BV33 follows. [1, 8]

Function (CY7C1463BV33)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	Х	Х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – $(DQ_b \text{ and } DQP_b)$	L	L	Н
Write Both Bytes	L	L	L

#### Notes

- 1. X = "Don't Care." H = Logic HIGH, L = Logic LOW.  $\overline{BW}$ x = L signifies at least one Byte Write Select is active,  $\overline{BW}$ x = Valid signifies that the desired byte write selects are asserted, see truth table for details.

  2. Write is defined by  $\overline{BW}_X$ , and  $\overline{WE}$ . See truth table for Read/Write.
- 3. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.
- 4. The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

  5. CEN = H, inserts wait states.
- 6. <u>Device powers up deselected and the I/Os in a tri-state condition, regardless of OE.</u>
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write is done based on which byte write is active.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Industrial	–40 °C to +85 °C	3.3 V – 5% / + 10%	$2.5 V - 5\% \text{ to } V_{DD}$

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch-up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

## **Electrical Characteristics**

Over the Operating Range

Parameter [9, 10]	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power Supply Voltage				3.6	V
$V_{\mathrm{DDQ}}$	I/O Supply Voltage	for 3.3 V I/O		3.135	$V_{DD}$	V
		for 2.5 V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = –1.0 mA		2.0	_	V
$V_{OL}$	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage [9]	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW Voltage [9]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		<b>–</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>		-30	_	μΑ
		Input = V <sub>DD</sub>			5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5	_	μΑ
		Input = V <sub>DD</sub>			30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ_i}$ Output Disabl	ed	<b>-</b> 5	5	μΑ
I <sub>DD</sub> [11]	V <sub>DD</sub> Operating Supply Current	$V_{DD}$ = Max., $I_{OUT}$ = 0 mA, $f = f_{MAX}$ = 1/ $t_{CYC}$	7.5 ns cycle, 133 MHz	_	310	mA
I <sub>SB1</sub>	Automatic CE Power down Current – TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	7.5 ns cycle, 133 MHz	_	180	mA

<sup>9.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 10.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 11. The operation current is calculated with 50% read cycle and 50% write cycle.



# **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [9, 10]	Description	Test Conditions		Min	Max	Unit
I <sub>SB2</sub>	Automatic CE Power down Current – CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DD} - 0.3 \text{ V,}$ f = 0, inputs static	7.5 ns cycle, 133 MHz	_	120	mA
I <sub>SB3</sub>	Automatic CE Power down Current – CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V,}$ $f = f_{MAX}$ , inputs switching		_	180	mA
I <sub>SB4</sub>	Automatic CE Power down Current – TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V,}$ f = 0, inputs static		_	135	mA

# Capacitance


Parameter [12]	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{DD} = 3.3  \text{V}, V_{DDQ} = 2.5  \text{V}$	6.5	pF
C <sub>CLK</sub>	Clock Input Capacitance		3	pF
C <sub>IO</sub>	Input/Output Capacitance		5.5	pF

## **Thermal Resistance**

Parameter [12]	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, according	-	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	to EIA/JESD51.	2.28	°C/W

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



#### Note

Document Number: 001-75212 Rev. \*A

<sup>12.</sup> Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Post total	133	133 MHz		
Parameter [10, 14]	Description	Min	Max	Unit	
t <sub>POWER</sub> <sup>[15]</sup>	V <sub>DD</sub> (typical) to the First Access	1	_	ms	
Clock		- 1	•		
t <sub>CYC</sub>	Clock Cycle Time	7.5	_	ns	
t <sub>CH</sub>	Clock HIGH	2.5	_	ns	
t <sub>CL</sub>	Clock LOW	2.5	_	ns	
Output Times			•		
t <sub>CDV</sub>	Data Output Valid After CLK Rise	_	6.5	ns	
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.5	_	ns	
t <sub>CLZ</sub>	Clock to Low Z [16, 17, 18]	2.5	_	ns	
t <sub>CHZ</sub>	Clock to High Z [16, 17, 18]	_	3.8	ns	
t <sub>OEV</sub>	OE LOW to Output Valid	_	3.0	ns	
t <sub>OELZ</sub>	OE LOW to Output Low Z [16, 17, 18]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to Output High Z [16, 17, 18]	-	3.0	ns	
Setup Times		- 1	•		
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5	_	ns	
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.5	_	ns	
t <sub>WES</sub>	WE, BW <sub>X</sub> Setup Before CLK Rise	1.5	_	ns	
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.5	-	ns	
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5	_	ns	
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.5	-	ns	
Hold Times					
t <sub>AH</sub>	Address Hold After CLK Rise	0.5	_	ns	
t <sub>ALH</sub>	ADV/LD Hold After CLK Rise	0.5	-	ns	
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5	_	ns	
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5	_	ns	
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5	_	ns	
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5	-	ns	


<sup>13.</sup> Timing reference level is 1.5 V when  $V_{\rm DDQ}$  = 3.3 V and is 1.25 V when  $V_{\rm DDQ}$  = 2.5 V. 14. Test conditions shown in (a) of Figure 2 on page 10 unless otherwise noted.

 <sup>15.</sup> This part has a voltage regulator internally t<sub>POWER</sub> is the time that the power is supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.
 16. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 2 on page 10. Transition is measured ±200 mV from steady-state voltage.
 17. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.
 18. This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 3. Read/Write Waveforms [19, 20, 21]




Notes
19. For this waveform ZZ is tied LOW.
20. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
21. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



# Switching Waveforms (continued)

Figure 4. NOP, STALL and DESELECT Cycles [22, 23, 24]



Notes

22. For this waveform ZZ is tied LOW.


23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

24. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)

Figure 5. ZZ Mode Timing  $^{[25,\,26]}$ 



<sup>25.</sup> Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 26. DQs are in High Z when exiting ZZ sleep mode.




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="www.cypress.com">www.cypress.com</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1463BV33-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


### **Ordering Code Definitions**





# **Package Diagram**

Figure 6. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 \*D



# **Acronyms**

Acronym	Description			
CE	chip enable			
CEN	N clock enable			
CMOS	complementary metal oxide semiconductor			
EIA	electronic industries alliance			
I/O	input/output			
JEDEC	joint electron devices engineering council			
LMBU	logical multiple bit upset			
LSBU logical single bit upset				
NoBL No Bus Latency				
OE	output enable			
SEL	single event latch-up			
SRAM	static random access memory			
TQFP thin quad flat pack				
TTL	transistor-transistor logic			
WE	write enable			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	icroampere				
mA	milliampere				
mm	millimeter				
ms	millisecond				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



# **Document History Page**

Document Title: CY7C1463BV33, 36-Mbit (2 M × 18) Flow-Through SRAM with NoBL™ Architecture Document Number: 001-75212						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	3488155	01/09/2012	NJY	New data sheet.		
*A	3534581	02/28/2012	NJY	Changed status from Preliminary to Final.		



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive cypr
Clocks & Buffers
Interface cy
Lighting & Power Control cypr

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-75212 Rev. \*A

Revised February 28, 2012

Page 19 of 19