PRELIMINARY


QPL6202 Ultra-Low Noise, High Gain LNA

General Description

The QPL6202 is a flat-gain, high-linearity, ultra-low noise amplifier in a small 2 x 2 mm surface-mount package. At 2.3 GHz, the amplifier typically provides 21.2 dB gain, +36 dBm OIP3 at a 55 mA bias setting, and 0.55 dB noise figure. The LNA can be biased from a single positive supply ranging from 3.3 to 5.25 volts. The device is housed in a green/RoHS-compliant industry-standard 2x2 mm package.

The QPL6202 uses a high performance E-pHEMT process. The low noise amplifier contains an internal active bias to maintain high performance over temperature. This LNA integrates a shutdown biasing capability to allow for operation in TDD applications.

Functional Block Diagram



Top View



Package: DFN, 8-pin 2.0mm x 2.0mm

Product Features

- Ultra-low noise figure, 0.55 dB NF @ 2.3 GHz
- >20 dB gain across SDARS
- Bias adjustable for linearity optimization
- High input power ruggedness, >32 dBm Pin Max
- +36 dBm OIP3 at 55mA IDD
- Unconditionally stable
- Integrated shutdown control pin
- Maintains OFF state with high Pin drive
- +3V to +5V supply; does not require -Vgg

Applications

SDARS

Ordering Information

Part No.	Description
QPL6202SB	5 PC SAMPLE BAG
QPL6202SQ	25 PIECE SAMPLE BAG
QPL6202SR	100 PIECE 7" SAMPLE REEL
QPL6202TR7	2500 PIECE 7" SAMPLE REEL
QPL6202PCK-01	EVALUATION BOARD + 5 PC SAMPLE BAG

QOUND

Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	−65 to +150 °C
Supply Voltage	+7V
RF Input Power, CW, 50 Ω, T=25 °C	+33 dBm
RF Input Power, WCDMA, 10dB PAR	+27 dBm
RF Input Power, CW, OFF State	+33 dBm

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

Recommended Operating Conditions

Parameter	Min	Тур	Мах	Units
Supply Voltage (V _{DD})	3.3	4.5	5.25	V
Bias Voltage (V _{bias})	3.3	3.6	5.25	V
TCASE	-40		+105	°C
Tj for >10 ⁶ hours MTTF			+190	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

Electrical Specifications at +25°C

Parameter	Conditions	Min	Тур	Max	Units
Operational Frequency Range		2320		2345	MHz
Test Frequency			2332		MHz
Gain		20.0	21.2	22.4	dB
Input Return Loss			8.5		dB
Output Return Loss			17		dB
Noise Figure ¹			0.55	0.7	dB
Output P1dB			+18.5		dBm
Output IP3	Pout =+2 dBm/tone, ∆f=1 MHz	+34	+36		dBm
Power Shutdown Control (pin 6)	On state	0		0.63	V
	Off state (Power down)	1.17		VDD	V
	On state		55		mA
Current, I _{DD} ²	Off state (Power down)		3		mA
Shutdown pin current, ISD	VPD ≥ 1.17 V		140		μA
Switching Speed	LNA ON to OFF		500		ns
Switching Speed	LNA OFF to ON		500		ns
Thermal Resistance, θjc	channel to case		48		°C/W


Test conditions unless otherwise noted: VDD = +4.5V, Vbias = +3.6V, Temp=+25°C, 2332MHz, 50 Ω system

Note: 1) Noise Figure data has input trace loss de-embedded

2) Icq set by external 4.3K resistor



Applications Schematic




Qty	Ref Des	Description	UOM
1	U1	Hi Gain SDARS	EA
1		PCB, QPL6202	EA
5	C2,C5,C6,C7,C8	CAP, 100pF, 5%, 50V, C0G, 0402	EA
1	C3	CAP, 1000pF, 10%, 50V, X7R, 0402	EA
1	C4	CAP, 1uF, 10%, 6.3V, X7R, 0402	EA
2	R1,R4	RES, 0 OHM, 5%, 1/10W, 0402	EA
1	R3	RES, 4.3K, 5%, 1/16W, 0402	EA
1	R2	RES, 20K, 5%, 1/16W, 0402	EA
1	L1	IND, 18nH, 5%, M/L, 0402	EA
1	P1	CONN, HDR, ST, PLRZD, 4-PIN, 0.100"	EA
4	J1,J2,J3,J4	ConnSMA Female PCB Edge Mount	EA

Vbias=3.6V	lcq	40mA	50mA	60mA	70mA	80mA
Vdd=4.5V	R3	7K	4.9K	3.5K	2.7K	2.1K

PRELIMINARY QPL6202 Ultra-Low Noise, High Gain LNA

Pin Configuration and Description




Top View

Pad No.	Label	Description
1	Vbias	Sets the Icq bias point for the device.
2	RF In	RF Input pin. A DC Block is required.
6	Shut Down	A high voltage (>1.17V) turns off the device. If the pin is pulled to ground or driven with a voltage less than 0.63V, then the device will operate under LNA ON state.
7	RF Out / DCBias	RF Output pin. DC bias will also need to be injected through a RF bias choke/inductor for operation.
3, 4, 5, 8	NC	No electrical connection. Provide grounded land pads for PCB mounting integrity.
Backside Paddle	RF/DC GND	RF/DC ground. Use recommended via pattern to minimize inductance and thermal resistance; see PCB Mounting Pattern for suggested footprint.

Performance Plots


Test conditions unless otherwise noted: V_{DD}=+4.5 V, I_{DD} = 50mA, Temp=+25°C. Noise figure data has input trace loss de-embedded.



Mechanical Information

Marking: Part number - 6202

Trace Code – XXXX




NOTES:

- 1. All dimensions are in millimeters. Angles are in degrees.
- 2. Except where noted, this part outline conforms to JEDEC standard MO-220, Issue E (Variation VGGC) for thermally enhanced plastic very thin fine pitch quad flat no lead package (QFN).
- 3. Dimension and tolerance formats conform to ASME Y14.4M-1994.
- 4. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.

PRELIMINARY QPL6202 Ultra-Low Noise, High Gain LNA

PCB Mounting Pattern



Notes:

- 1. All dimensions are in millimeters. Angles are in degrees.
- 2. Use 1 oz. copper minimum for top and bottom layer metal.
- 3. Vias are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25 mm (0.10").
- 4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.

QOrvo

Handling Precautions

Parameter	Rating	Standard		
ESD-Human Body Model (HBM)	Class 1B	JEDEC Standard JESD22-A114		Caution!
ESD-Charged Device Model (CDM)	Class C2	JEDEC JESD22-C101	1es	ESD-Sensitive Device
MSL-Moisture Sensitivity Level	Level 2	IPC/JEDEC J-STD-020		

Solderability

Compatible with both lead-free (260°C max. reflow temp.) and tin/lead (245°C max. reflow temp.) soldering processes. Solder profiles available upon request. Contact plating: NiPdAu

RoHS Compliance

This part is compliant with EU 2002/95/EC RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment). This product also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C₁₅H₁₂Br₄0₂) Free
- PFOS Free
- SVHC Free
- Qorvo Green



Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Tel: 1-844-890-8163

Web: www.qorvo.com

Email: customer.support@qorvo.com

Important Notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2016 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.