



5V, 2A, Programmable Current-Limit Switch with Over-Voltage Clamp and Slew Rate Control in a TSOT23-8

DESCRIPTION

The MP5013E is a protection device designed to protect circuitry on the output (source) from transients on the input (V_{CC}). It also protects the input from unwanted shorts and transients coming from the source.

A small capacitor on DV/DT controls the slew rate that limits the inrush current at the source. An internal circuit in DV/DT allows it to be floated (no connection) and still receive 1.2ms of ramp time at the source. The maximum load at the source is current-limited using sense FET topology. An external resistor between I-Limit and SOURCE controls the magnitude of the current limit.

An internal charge pump drives the gate of the power device, allowing the DMOS power FET to have a very low on resistance of only $36m\Omega$.

The MP5013E protects the source from the input being too low or too high. Under-voltage lockout (UVLO) ensures that the input remains above the minimum operating threshold before the power device turns on. If the input rises above the high output threshold, the MP5013E limits the source voltage.

FEATURES


- 3V to 5.5V Operating Input Range
- 2A DC, 5A Peak Current
- 5.7V Typical Output Over-Voltage Clamp
- 22V Absolute Maximum Voltage
- Input Under-Voltage Lockout (UVLO)
- Low Inrush Current during Start-Up
- Integrated 36mΩ Power FET
- Enable/Fault Pin
- Adjustable Output Voltage Slew Rate
- Adjustable Current Limit
- Thermal Shutdown Protection
- Available in a TSOT23-8 Package

APPLICATIONS

- Storage (HDDs, SSDs)
- Hot-Swap Systems
- Set-Top Boxes
- USB Ports/Hubs
- Gaming

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	Top Marking
MP5013EGJ	TSOT23-8	See Below

^{*} For Tape & Reel, add suffix -Z (e.g. MP5013EGJ-Z)


TOP MARKING

AWBY

AWB: Product code of MP5013EGJ

Y: Year code

PACKAGE REFERENCE



ABSOLUTE MAXIMUM	RATINGS "
V _{CC} , SOURCE, I-Limit	0.3V to 22V
DV/DT, Enable/Fault	0.3V to 6V
Storage temperature	65°C to +155°C
Junction temperature	
Lead temperature	+260°C
Continuous power dissipation ($T_A = +25^{\circ}C)^{(2)}$
Recommended Operating	4-1
	Conditions (3)
Recommended Operating	Conditions ⁽³⁾ 3V to 5.5V
Recommended Operating Input voltage operating range	Conditions ⁽³⁾ 3V to 5.5V 2A/5A peak
Recommended Operating Input voltage operating range Current capability	Conditions (3)

Thermal Resistance ⁽⁴⁾	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}$ JC	
TSOT23-8	100	. 55	°C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-toambient thermal resistance $\theta_{\text{JA}}\!,$ and the ambient temperature T_{A} , the maximum allowable power dissipation at any ambient temperature is calculated using: $P_D(MAX)=(T_J(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Reduce 0.1W for every 10°C ambient temperature increase.
- 3) The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7 4-layer board.



ELECTRICAL CHARACTERISTICS

 V_{CC} = 5V, R_{LIMIT} = 22 Ω , capacitive load = 10 μ F, T_J = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Power FET							
Delay time	TDLY	Enable chip to $I_D = 40$ mA with a 5Ω resistive load, float DV/DT		0.2		ms	
On resistance	R _{DS(ON)}	$T_J = 85^{\circ}C^{(5)}$			65	mΩ	
Off state output voltage	Voff	$\begin{aligned} V_{CC} &= 18V, \ V_{EN} = 0V, \\ R_L &= 500\Omega \end{aligned}$			120	mV	
Thermal Latch			•				
Shutdown temperature ⁽⁵⁾	TsD			175		°C	
Under- (UVP) and Over-Voltage	Protection				ı	1	
Output clamp voltage	V_{CLAMP}	Over-voltage protection, V _{CC} = 8V	5.5	5.7	5.9	V	
Under-voltage lockout	Vuvlo	Rising edge	2.5	2.7	2.9	V	
Under-voltage lockout hysteresis	V _{HYST}			0.13		V	
Current Limit (5)							
Hold current	I _{LIM-SS}	0Ω short resistance, R _{LIM} = 22Ω	2.7	3.5	4.3	Α	
Trip current	I _{LIM-OL}	$R_{\text{LIM}} = 22\Omega$		6.5		Α	
DV/DT Circuit							
Rise time	Tr	Float DV/DT, output rises from 10% to 90%	0.84	1.2	2.75	ms	
Enable/Fault					•		
Low-level input voltage	VIL	Output disabled			0.5	V	
Intermediate-level input voltage	V _{I (INT)}	Thermal fault, output disabled	0.82	1.3	1.95	V	
High-level input voltage	ViH	Output enabled	2.5			V	
High-state maximum voltage	V _{I (MAX)}			4.95		V	
Pull-up current (source)	lιL	Venable = 0V	15	25	35	μA	
Maximum fan-out for Enable/Fault signal		Maximum number of chips for simultaneous shutdown			3	units	
Maximum voltage on enable (EN) ⁽⁶⁾	V _{MAX}				VCC	V	
Total Device		•	•			•	
		Device operational		890	950		
Bias current	IBIAS	Enable shutdown		580	650	μΑ	
		Thermal shutdown		600	700		
Minimum operating voltage for under-voltage lockout	V _{MIN}	Enable < 0.5V			2.5	V	

NOTES:


⁵⁾ Guaranteed by characterization test.


⁶⁾ Maximum input voltage on Enable/Fault is ≤6V if Vcc ≥ 6V. Maximum input voltage on Enable/Fault is Vcc if Vcc ≤ 6V.





TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 22\Omega$, $C_{OUT} = 10\mu F$, $C_{DV/DT} = float$, $T_A = 25^{\circ}C$, unless otherwise noted.
























TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 22\Omega$, $C_{OUT} = 10\mu F$, $C_{DV/DT} = float$, $T_A = 25$ °C, unless otherwise noted.





1s/div.

40ms/div.

1ms/div.



V_{OUT} 2V/div.


V_{IN} 5V/div. V_{EN} 5V/div.

lout 1A/div.


TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 22\Omega$, $C_{OUT} = 10\mu F$, $C_{DV/DT} = float$, $T_A = 25$ °C, unless otherwise noted.






Voltage Start-Up and Thermal Shutdown




Short Circuit during Normal Operation and Thermal Shutdown




Current Limit

100µs/div.



Start-Up into OVP





PIN FUNCTIONS

Pin#	Name	Description
1	I-Limit	Current limit. Use a resistor between I-Limit and SOURCE to set the overload and short circuit current-limit levels.
2	Enable/Fault	Enable/fault. Enable/Fault is a tri-state, bidirectional interface. Leave Enable/Fault floating to enable the output. Pull Enable/Fault to ground using an open drain or open collector device to disable the output. If a thermal fault occurs, Enable/Fault enters an intermediate state to signify that the device is in thermal shutdown.
3	DV/DT	Output voltage slew rate. The internal DV/DT circuit controls the slew rate of the output voltage during start-up. DV/DT has an internal capacitor that allows it to ramp up in 1.2ms. An external capacitor can be added to DV/DT to increase the ramp time. If an additional time delay is not required, leave DV/DT open.
4	GND	Ground. GND is the internal IC reference.
5, 6	SOURCE	Source. SOURCE is the internal power FET source. SOURCE is an IC output.
7, 8	Vcc	Input. Vcc is the positive input voltage.



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP5013E limits the inrush current to the load when a circuit card connects to a live backplane power source, thereby limiting the backplane's voltage drop and the DV/DT of the voltage to the load. the MP5013E offers an integrated solution to monitor the input voltage, output voltage, output current, and die temperature while eliminating the external current-sense power resistor, power MOSFET, and thermal sensor.

Under-Voltage Lockout (UVLO) Operation

If the supply (input) is below the under-voltage lockout (UVLO) threshold, the output is disabled, and the Enable/Fault line is driven low. When the supply rises above the UVLO threshold, the output is enabled, and Enable/Fault is pulled high through a 25µA current source without an external pull-up resistor. The pull-up voltage is limited to 4.95V.

Output Over-Voltage Protection (OVP)

If the input voltage exceeds the over-voltage protection (OVP) threshold, the output is clamped at 5.7V, typically.

Current Limiting

When the chip is active, if the load reaches the over-current protection (OCP) threshold (trip current) or a short is present, the MP5013E switches to constant-current mode (hold current). The MP5013E shuts down only if the over-current condition triggers thermal protection. However, when the MP5013E is powered up by $V_{\rm CC}$ or enable (EN), the load current should be smaller than the hold current. Otherwise, the part cannot be fully turned on.

In a typical application with a 22Ω current-limiting resistor, the trip current is 6.5A, and the hold current is 3.5A. If the MP5013E is in normal operation and passes 2.0A, it only needs to dissipate 144mW with a low $36m\Omega$ on resistance. For a package dissipation of 100°C/W , the temperature rise is +14°C. Given a 25°C ambient temperature, the typical package temperature is 39°C .

The MP5013E requires a heat sink during constant-current mode (i.e.: from a short circuit) to prevent an unwanted shutdown. During a short-circuit condition, the MP5013E must dissipate the power from a 5V drop. Without additional heat dissipation at 100°C/W, the temperature exceeds the thermal threshold (+175°C), and the MP5013E shuts down to force the temperature to drop.

Thermal Protection

If the temperature exceeds the thermal threshold, the MP5013E disables its output and drives the Enable/Fault line to middle (mid) level (see the following Enable/Fault section for more detail). The thermal fault condition is latched, and the MP5013E remains in a latched-off state until the power is restarted or Enable/Fault is reset.

Enable/Fault

Enable/Fault is a bidirectional, three-level I/O pin with a weak pull-up current (typically 25µA). The three levels are low, mid, and high. The Enable/Fault functions enable or disable the MP5013E and relay fault information.

When Enable/Fault functions as an input, low and mid levels disable the MP5013E. A low level can also clear the fault flag. A high level enables the MP5013E if the fault flag is clear.

When Enable/Fault functions as an output, the pull-up current allows a wired-NOR pull-up to enable the MP5013E if the current is not overridden. An under-voltage condition causes a low level on Enable/Fault and clears the fault flag. A thermal fault sets a mid level on Enable/Fault and sets the fault flag.



The Enable/Fault line must remain high for the output to turn on.

The fault flag is an internal flip-flop that can be set or reset under the following conditions:

- Thermal shutdown: set fault flag.
- Under-voltage: reset fault flag.
- Low on Enable/Fault: reset fault flag.
- Mid on Enable/Fault: no effect.

Under thermal shutdown, Enable/Fault is driven to mid level.

There are four types of faults. Each fault has a direct and indirect effect on Enable/Fault and the internal fault flag (see Table 1). In a typical application, there are one or more MP5013E chips in a system. The Enable/Fault lines are connected together, typically.

Table 1: Fault Function Influence in Application

Fault Description	Internal Action	Effect on Enable/Fault	Effect on Flag	Effect on Secondary Part
Short/over current	Limit current	None	None	None
Under voltage	Output turns off	Internally drives Enable/Fault to logic low	Flag is reset	Disables secondary output and resets fault flag
Over voltage	Limit output voltage	None	None	None
Thermal shutdown	Shutdown. The MP5013E is latched off or until UVLO is driven to ground externally.	Internally drives Enable/Fault to mid	Flag is set	Disables secondary part output



APPLICATION INFORMATION

Current Limit

The current limit is a function of the external current-limit resistor. Table 2 lists some current values as a function of the resistor value.

Table 2: Current Limit vs. Current Limit Resistor $(V_{CC} = 5V)$

R _{LIMIT} (Ω)	22	51	75	100	220
Trip Current (A)	6.5	4.3	3.7	3.38	3
Hold Current (A)	3.5	1.5	1.1	0.81	0.4

Rise Time

The rise time is a function of the capacitor (C_{DV/DT}) on DV/DT. Table 3 lists typical rise times as a function of the capacitance.

Table 3: Rise Time vs. CDV/DT

C _{DV/DT}	none	150pF	470pF	1nF
Rise Time (ms)	1.2	5.7	15.3	31.2

Calculate the rise time with Equation (1):

Risetime (ms) = 0.03ms* $C_{DV/DT}(pF) + 1.2$ ms (1)

The rise time is measured from 10% to 90% of the output voltage (see Figure 2).





Figure 2: Rise Time

PCB Layout Guidelines


9/26/2016

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 3 and follow the guidelines below.

- 1. Place RIMIT close to I-Limit.
- 2. Place C_{DV/DT} close to DV/DT.
- 3. Place the input capacitor close to V_{CC} .
- 4. Place enough copper area near V_{CC} and SOURCE for thermal dissipation.



Top Layer



Bottom Layer Figure 3: Recommended PCB Layout

Design Example

Table 4 is a design example following the application guidelines for the specifications below.

Table 4: Design Example

Vin	5V
Trip Current	6.5A
Hold Current	3.5A

Figure shows the typical application schematic. The Typical Performance Characteristics section the circuit shows waveforms. For more device applications. please refer to the related evaluation board datasheet.



TYPICAL APPLICATION CIRCUIT






Figure 4: Typical Application Schematic



PACKAGE INFORMATION


TSOT23-8







TOP VIEW

RECOMMENDED LAND PATTERN








FRONT VIEW

SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. 4) LEAD COPLANARITY (BOTTOM OF LEADS **AFTER FORMING) SHALL BE 0.10 MILLIMETERS** MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA. 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.