


## ML4344\_4044 Phase Frequency Detector


This device contains two digital phase detectors and a charge pump circuit which converts MTTL inputs to a dc voltage level for use in frequency discrimination and phase—locked—loop applications.


The two phase detectors have common inputs. Phase–frequency detector 1 is locked in (indicated by both outputs high) when the negative transitions of the variable input (V1) and reference input (R1) are equal in frequency and phase. If the variable input is lower in frequency or lags in phase, the U1 (up) output goes low; conversely the D1 (down) output goes low when the variable input is higher in frequency or leads the reference input in phase. It is important to note that the duty cycles of the variable input and the reference input are not important since negative transitions control system operation.

Phase detector 2, on the other hand, is locked in when the variable input phase lags the reference phase th 90° (indicated by the U2 and D2 outputs alternately going low with equal pulse widths). If the variable input phase lags by more than 90°, U2 will remain low longer than D2, and conversely, if the variable input phase lags the reference phase by less than 90°, D2 remains low longer. In this phase detector the variable input and the reference must have 50% duty cycles.

The charge pump accepts the phase detector outputs (U1 or U2 applied to PU, and D1 or D2 applied to PD) and converts them to fixed amplitude positive and negative pulses at the UF and DT outputs respectively. These pulses are applied to a lag-lead active filter, which incorporates external components, as well as the amplifier provided in the MC4344/4044 circuit. The filter provides a dc voltage proportional to the phase error.







												The Latter of								TEST CURRENT/VOLTAGE VALUES												
															Test	IOL ION1 ION2 In ID IA VIL VIN VF VR VRM Vous VCC VCCL VCCH												7				
														Tem	perature			-1.0										5 0		5 to	4	
													ME43	4	-55°C		-16										15			5.5	1	
														1	+125°C		-16				0 002	0 %	1.8	04	74	4.5	15	50	45	55	1	1
														1	0°C			-1.0			0.002	11	20	04	2.5	45	15	50	4 /5	5.25		
													ME404	4	+25°C			-1.0											4 75		-	
	T		_	MC	4344	Test La	meta	-		MC	4044	Test L	mits		*/B-C	120		EST CU	_										4 75	12.10	1	
		Pin		5°C				25°C		°c		5°C		5°C		1		_	_		-			-			_				Pulse	1
Characteristic	Symbol	Test	Man	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	OL	OHI	IOH2	1 in	ID	1A	VIL	VIH	٧F	VR	VRH	Vout	VCC	VCCL	VCCH	1	G
Forward Current	16	1		-48		-4 8		-4.8		-4.8		-4.8	-	-4.8	mAde	٠.			-			-	-	1		-	- 1			14	-	
		3		-48		-4.8 -1.6		-4.8 -1.6		-4.8	1	-4.8		-4.8 -1.6	1		-		1	-		-	-	11	-	-	1	1				10
Leakage Current	1 <sub>B</sub>	1		120		120		120		120	1	120		120	µAdc					4		-			1					14		T
		3 4		120		120		120		120		120		120	11				-					-	3				-	14	1	5
		11		40		40		40		40	1	40		40	1	-			-						11	-		-		14	-	-
Breakdown Voltage	BVin	1 3			55	-			1		55		-	-	Vdc	1			1 3					-	-		-		1	14	-	
		11			1					-	1				1				11	-					-	-				*	_	-
Ciamp Vortage	VD.	3	-		1	-15						-15	-	-	Vdc	-			1.	3	:	-		-		-		-	14	-		
Output (Note 1)																																Г
Output Vottage	VOH	12	2.4		24		24		25		25		2.5	1	Vdc	-	12		10			1,3	1	:		1		-	14		-	
			-	-															150		-		1						14		-	F
	VOL	6	24	04	24	04	24	04	2.5	04	25	04	25	04	Viir	6	12		1	-			1.3	1		2			14			1
	VUH	10		-	-	-		-	4.5	-			-	-	Vac	-		-	1 -	-	-	3	1	-	-		-	-	14	-	-	+
	1. **	-		-	1 -	-	-	-	-	-	-			-	Vdc	-	-	-	1 -	-	-	1.3	-		-	4	-		14		-	+
	VOH	12	2.4	0.4	2.4	0.4	24	0.4	2.5	04	25	0.4	25	0.4	Vdc	12	6	-	-	-	-	3	;	-	:	-	- 1	-21	14	- 1	:	
	**	-		-	-	-		-	-		-	1	-	-	-	-	-	-	-	-	-	1.3	-	-	-	-	-	-	14	-	-	
	**	-	-	-	-		-	-	-	-	-	-	-	-	Vdc	-	2	-	-	-	-	3	-	-	-	-	-	-	14	-	-	+
	VOL	13	24	0.4	24	04	2.4	0.4	2.5	04	2.5	0.4	2.5	0.4	Vdc	13	-	. 5	-	-	-	1,3	-		-	-	-	-	14	-	-	
	VOH	13	2.4	0.4	2.4	0.4	2.4	04	2.5	0.4	2.5	0.4	2.5	04	Vdc Vdc	13	2	-	-	-		1	3	- 1	-	-	-	-	14	-	-	Γ
	VOL	2	2.4	04	24	0.4	2 4	04	2.5	- 04	2.5	-	2.5	-	Vdc	-	2	-	-	-	-	1,3	-	-	-	-	-	-	14		-	1
	-	13	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	-	13	-	-	-		1,3	-	-	-	-	-	-	14	-	-	1
	VOH	13	2.4	3	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc Vdc	-	13	-	-	1	-	1	3	-	-	-	-	-	14	-	-	
	VOL	2	-	0.4	-	04	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	2	-	-	-	-1	-	1.3	-	-	-	-	-	-	14	-	-	
	VOH	13	2.4	-	2.4	-	2.4	0.4	2.5	-	2.5	-	2.5	-	Vdc	-	13	-	-	-	-	1,3	-	-	-	-	-	-	14	-	-	H
	VOL	2	2.4	0.4	24	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vac	2	13	-	-	-1	-	i	3	-	-	-	1	-	14	-	-	
	VOL	2	2.4	-	24		2.4	-	2.5	-	2.5	-	2.5	-	Vdc	2	-	-	-	-	-	1.3	-	-	-	-	-	-	14	-	-	
	VOH	13	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc	2	13	-	-	-	-	1.3	-	-	-	-	-	-	14	-	-	
	VOH	13	2.4	-	2.4	-	24	-	2.5	-	2.5	-	2.5	-	Vdc	-	13	-	-	- 1	-	3	1	-	-	-	-	-	14	-	-	
	VOH	13	2.4	-	24	-	2.4	3	2.5		2.5	1	2.5	-	Vdc Vdc	-	2		-	-	1.	1,3	-	-	-	-	,-	:	14	-	-	1
Short-Circuit Current	1SC	2	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	mAdc	-	-	-		-	-	3	1	- 1	-	-	-	-	14	-	14	2.
	30	6	1	1	1	1	1	1	1	-1	1			-	1	-	-	- 1	3	-	-	1,3	-	-	=	-	-	14	0	:		6.
		13	7	7	7	7	Y	7	7	Ť	7	7	7	*	1	-	-	- 1	-	-	-	3	1	- 1	-	-	-	1	.		-	7.1
Leakage Current	OLK	6		250	-	250	-	250	-	250	-	250	-	250	"Ack	-	-	-	-	1	-	3	1	-	-	-	-	14	-	-	-	7
		12	-		-		1		-		-	1	-			-	-	1	-		2	1,3	-	-	-	-	-		-	1	-	
	-	13	-	1	-	7	-	*	-	1	0.5	1	-	1	Van	-	-	- 1	5	-	-	3	1	-	-	-	-	-	-	-	-	4.
Collector-E mitter Voltage	VCE	5	-	-	0.5	-	-	_			0.5			-	Vac		_		,												-	4.
Output Voitage	VEH	10	1.5	-	1.5	- '	15	-	1.5		1.5	-	1.5	-	Vac	-	-	10	-	-	-	11	-	- 1	-	-	-		14	-	-	7
Output Current	10	8	1.0	-	1.0		10	-	10		10	-	10		mAdc	-	-	*	-		9	-	-	-	-	-	-	-	-	8	-	7
Lracage Current	OLK	10	0	120	-	120 5 0	-	120 5 0	-	120	-	120 5 0	-	5.0	µAdc uAdc	-	-	-	-	-	-	- 1	=		11	10	-	1	-	8	2	7,5
Power Requirements (Total Device) Power Supply Drain	10-	14		40		40		40		40		40		40	mAge													14				,
ote 1. The outputs of th	IPD O	10000	ested t		encina	-	n the	-	NO.		_		1: vc				-	to chang		-			-1	-	-		-					

## APPLICATIONS INFORMATION

FIGURE 1 - PHASE-LOCKED, FREQUENCY SYNTHESIZER LOOP

Figure 1 shows the ME4344/4044 in a phase-locked loop with the following features:

- 1. Zero phase error between the reference frequency and the output of the divide-by-N feedback, achieved because phasefrequency detector 1 locks negative edges in the system;
- 2. Adjustable channel spacing, achieved by changing the pre-
- Outstable chainer spacing, achieved by changing the prescaling factor († P) when generating the reference frequency;
   Digitally programmed tuning of the output, in multiples of the reference frequency, accomplished by changing N in the divide-by-N chain in the feedback loop.





Figure 2 shows phase detector 2 of the MC4344/4044, which operates as a correlation detector, used in a phase-locked loop. There are two differences between this system and that shown in Figure 1. First, the VCM output, when locked in, lags the reference by 90°. Second, since the correlation detector integrates the product of its two inputs over each cycle, it can handle signals in a high-noise environment. This loop is sensitive to harmonics, therefore care must be taken to limit the frequency range of the VCM.


FIGURE 2 - PHASE-LOCKED, CORRELATION DETECTOR LOOP



## APPLICATIONS INFORMATION (continued)

FIGURE 3 – SLAVE CLOCK PULSE GENERATOR Figure 3 depicts the M£4344/4044 in a system used to generate a slave clock pulse with its negative edge locked to the negative edge of the master clock, but with adjustable pulse width. The pulse width of the slave clock pulse is controlled only by the monostable multivibrator, which is triggered from the negative edge of an input pulse.

The slave clock application is useful when the clock from a master computer must be slaved to that of a satellite.



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.