BLG503E Single Phase Energy Meter IC

FEATURES

High accuracy, less than 0.1% error over a dynamic range of 3000 : 1

SHANGHAI BELLING

Exactly measure the real power in the positive orientation and negative orientation, calculate the energy in the same orientation

A PGA in the current channel allows using small value shunt and burden resistance

The low frequency outputs F1 and F2 can directly drive electromechanical counters and two phase stepper motors and the high frequency output CF, supplies instantaneous real power, is intended for calibration and communications

The logic outputs REVP can be used to indicate a potential orientation

Low static power (typical value of 15mW).

- On-Chip power supply detector
- On-Chip anti-creep protection

On-Chip voltage reference of 2.5V ± 8% (typical temperature coefficient of 30ppm/°C), with external overdrive capability

Single 5V supply

Credible work, working time is more than twenty years

Interrelated patents are pending

DESCRIPTION


The BL6503E is a low cost, high accuracy, high stability, simple peripheral circuit electrical energy meter IC. The meter based on the BL6503E is intended for using in single-phase, two-wire distribution systems.

The BL6503E adopts the oversample technology and digital signal processing technology. It can exactly measure the real power in the positive orientation and negative orientation and calculate the energy in the same orientation. Moreover, BL6503E supplies the negative orientation indication on Pin20 (REVP). Therefore, the meter using the BL6503E has great capability to avoid fault condition.

The BL6503E supplies average real power information on the low frequency outputs F1 (Pin23) and F2 (Pin24). These logic outputs may be used to directly drive an electromechanical counter and two-phase stepper motors. The CF (Pin22) logic output gives instantaneous real power information. This output is intended to be used for calibration purposes or interface to an MCU.

The BL6503E adopts the technology of SLim and decreases greatly the static power. This technology also decreases the request for power supply.

BL6503E thinks over the stability of reading error in the process of calibration. An internal no-load threshold ensures that the BL6503E does not exhibit any creep when there is no load.



BLOCK DIAGRAM



PIN DESCRIPTIONS

Pin	Symbol	DESCRIPTIONS
1	DVDD	Digital Power Supply (+5V). Provides the supply voltage for the digital circuitry. It
1	עטיע	should be maintained at 5 V \pm 5% for specified operation.
2		High-Pass Filter Select. This logic input is used to enable the high pass filter in the
2	AC/DC	current channel. Logic high on this pin enables the HPF.
3	AVDD	Analog Power Supply (+5V). Provides the supply voltage for the analog circuitry. It
5	AVDD	should be maintained at 5 V \pm 5% for specified operation.
4	NC	Reserved.
5,6	V1P,V1N	Inputs for Current Channel. These inputs are fully differential voltage inputs with a
5,0	v 11, v 11v	maximum signal level of $\pm 660 \text{ mV}$
		Negative and Positive Inputs for Voltage Channel. These inputs provide a fully
7,8	V2N,V2P	differential input pair. The maximum differential input voltage is ± 660 mV for
		specified operation.
9	RESET	Reset Pin. Logic low on this pin will hold the ADCs and digital circuitry in a reset
	KL9L1	condition and clear internal registers.
		On-Chip Voltage Reference. The on-chip reference has a nominal value of 2.5V \pm
10	VREF	8% and a typical temperature coefficient of 30ppm/°C. An external reference source
		may also be connected at this pin.
11	AGND	Analog Ground Reference. Provides the ground reference for the analog circuitry.
12	SCF	Calibration Frequency Select. This logic input is used to select the frequency on the calibration output CF.
		Output Frequency Select. These logic inputs are used to select one of four possible
13,14	S1,S0	frequencies for the digital-to-frequency conversion. This offers the designer greater
10,11	51,50	flexibility when designing the energy meter.
		Gain Select. These logic inputs are used to select one of four possible gains for current
15,16	G1,G0	channel. The possible gains are 1, 2, 8, and 16.
		Clock In. An external clock can be provided at this logic input. Alternatively, a crystal
17	CLKIN	can be connected across this pin and pin18 (CLKOUT) to provide a clock source
10		Clock Out. A crystal can be connected across this pin and pin17 (CLKIN) as described
18	CLKOUT	above to provide a clock source.
19	NC	Reserved.
		Negative Indication. Logic high indicates negative power, i.e., when the phase angle
20	REVP	between the voltage and current signals is greater that 90°. This output is not latched
		and will be reset when positive power is once again detected.
21	DGND	Digital Ground Reference. Provides the ground reference for the digital circuitry.
22	CF	Calibration Frequency. The CF logic output gives instantaneous real power
		information. This output is intended to use for calibration purposes.
23.24	E1 E2	Low-Frequency. F1 and F2 supply average real power information. The logic outputs
23,24	F1,F2	can be used to directly drive electromechanical counters and 2-phase stepper motors.



ABSOLUTE MAXIMUM RATINGS

$(T = 25 \ ^{\circ}C)$

Parameter	Symbol	Value	Unit
Analog Power Voltage AVDD	AVDD	-0.3~+7(max)	V
Digital power Voltage DVDD	DVDD	-0.3~+7(max)	V
DVDD to AVDD		-0.3~+0.3	V
Analog Input Voltage of Channel 2 to AGND	V (V)	$VSS+0.5 \leq V(v) \leq VDD-0.5$	V
Analog Input Voltage of Channel 1 to AGND	V (I)	$VSS+0.5 \leq V(i) \leq VDD-0.5$	V
Operating Temperature Range	Topr	-40~+85	°C
Storage Temperature Range	Tstr	-55~+150	°C
Power Dissipation (DIP24)		400	mW

Electronic Characteristic Parameter

$(T=25^{\circ}C, AVDD=5V, DVDD=5V, CLKIN=3.58MHz)$

Parameter	Symbol	Test Condition	Measure	Min	Typical	Max	Unit
	-		Pin	Value	Value	Value	
1 Analog Power Current	I _{AVDD}		Pin1		2		mA
2 Digital Power Current	I _{DVDD}		Pin3		1		mA
3 Logic Input Pins			Pin2,				
G0, G1, SCF, S0, S1,			9,12,				
ACDC, /RESET			13,14,				
			15,16				
Input High Voltage	V _{IH}	AVDD=5V		2			V
Input Low Voltage	V _{IL}	DVDD=5V				1	V
Input Capacitance	C _{IN}					10	pF
4 Logic Output Pins			Pin23,				
F1, F2			24				
Output High Voltage	V _{OH1}	I _H =10mA		4.4			V
Output Low Voltage	V _{OL1}	I _L =10mA				0.5	V
Output Current	I _{O1}				10		mA
5 Logic Output Pins			Pin22,				
CF, REVP,			20,19				
Output High Voltage	V _{OH2}	I _H =10mA		4			V
Output Low Voltage	V _{OL2}	I _L =10mA				0.5	V
6 On-chip Reference	Vref	AVDD=5V	Pin10	2.3	2.5	2.7	V
7 Analog Input Pins			Pin 5,6,				
V1P, V1N			7,8				
V2N, V2P							
Maximum Input Voltage	V _{AIN}					±1	V
DC Input Impedance					330		Kohm





Input Capacitance						10	pF
8 Accuracy							
Measurement Error on							
Channel 1 and 2							
Gain=1	ENL1	Both Channels with	Pin22		0.1	0.4	%
Gain=2	ENL2	Full-Scale Signal ±660mV	Pin22		0.1	0.4	%
Gain=8	ENL8	Over a Dynamic Range 300 to 1	Pin22		0.1	0.4	%
Gain=16	ENL16		Pin22		0.1	0.4	%
Phase Error between Channels							
Channel 1 Lead 37° (PF=0.8Capacitive)			Pin22		0.1	0.3	%
Channel 1 Lags (PF=0.5Inductive)			Pin22		0.1	0.3	%
9 Start Current 10 Positive and Negative	I _{START}	Ib=5A C=3200, cosφ=1 Voltage Channel Inputs ±110mV Gain of Current Channel 16 Vv=±110mV,V(I)=	Pin5 Pin22	0.2%I b		0.1	A %
Real Power Error (%)		2mV, cosφ=1 Vv=±110mV,V(I)= 2mV, cosφ=-1					
11 Gain Error	Gain error	External 2.5V Reference,Gain=1, V1=V2=500mV DC	Pin22			±5	%
12 Gain Error Match			Pin22	0.2		1	%
13Power Supply Monitor Voltage	V _{down}	Power Supply vary from 3.5V to 5V,and Current Channel with Full-Scale Signal	Pin22	3.9	4	4.1	V

TERMINOLOGY ٠

1) Measurement Error

The error associated with the energy measurement made by the BL6503E is defined by the following formula:



Pencentage $Error = \frac{Energy \text{ Re gistered by the }BL6503E - True Energy}{True Energy} \times 100\%$

2) Nonlinear Error

The Nonlinear Error is defined by the following formula:

eNL% = [(Error at X-Error at Ib) / (1+Error at Ib)]*100%

When $V(v) = \pm 110 \text{mV}$, $\cos \varphi = 1$, over the arrange of 5% Ib to 800% Ib, the nonlinear error should be less than 0.1%.

3) Positive And Negative Real Power Error

When the positive real power and the negative real power is equal, and $V(v) = \pm 110$ mV, the test current is Ib, then the positive and negative real power error can be achieved by the following formula:

eNP% = |[(eN% - eP%)/(1 + eP%)]*100%|

Where: eP% is the Positive Real Power Error, eN% is the Negative Real Power Error.

4) Gain Error

The gain error of the BL6503E is defined as the difference between the measured output frequency (minus the offset) and the ideal output frequency. It is measured with a gain of 1 in channel V1. The difference is expressed as a percentage of the ideal frequency. The ideal frequency is obtained from the BL6503E transfer function.


5) Gain Error Match

The gain error match is defined as the gain error (minus the offset) obtained when switching between a gain of 1 and a gain of 2, 8, or 16. It is expressed as a percentage of the output frequency obtained under a gain of 1. This gives the gain error observed when the gain selection is changed from 1 to 2, 8 or 16.

6) Power Supply Monitor

BL6503E has the on-chip Power Supply monitoring The BL6503E will remain in a reset condition until the supply voltage on AVDD reaches 4V. If the supply falls below 4V, the BL6503E will also be reset and no pulses will be issued on F1, F2 and CF.

• TIMING CHARACTERISTIC





(AVDD=DVDD=5V, AGND=DGND=0V, On-Chip Reference, CLKIN=3.58MHz, Temperature range: -40~+85°C)

Parameter	Value	Comments			
t1	145ms	F1 and F2 pulse-width (Logic Low). When the power is low, the			
		t1 is equal to 145ms; when the power is high, and the ou			
		period is less than 290ms, t1 equals to half of the output			
		period.			
t2		F1 or F2 output pulse period.			
t3	½ t2	Time between F1 falling edge and F2 falling edge.			
t5	90ms	CF pulse-width (Logic high). When the power is low, the t5 is			
		equal to 90ms; when the power is high, and the output period is			
		less than 180ms, t5 equals to half of the output period.			
t4		CF Pulse Period. See Transfer Function section.			
t6	CLKIN/4	Minimum Time Between F1 and F2.			

Notes:

1) CF is not synchronous to F1 or F2 frequency outputs.

2) Sample tested during initial release and after any redesign or process change that may affect this parameter.

• THEORY OF OPERATION

• Principle of Energy Measure

In energy measure, the power information varying with time is calculated by a direct multiplication of the voltage signal and the current signal. Assume that the current signal and the voltage signal are cosine functions; Umax, Imax are the peak values of the voltage signal and the current signal; ω is the angle frequency of the input signals; the phase difference between the current signal and the voltage signal is expressed as φ . Then the power is given as follows:

$$p(t) = U_{\max} \cos(wt) \times I_{\max} \cos(wt + \varphi)$$

If $\varphi = 0$:
$$p(t) = \frac{U_{\max} I_{\max}}{2} [1 + \cos(2wt)]$$

If $\varphi \neq 0$:



$$p(t) = U_{\max} \cos(\omega t) \times I_{\max} \cos(\omega t + \Phi)$$

= $U_{\max} \cos(\omega t) \times [I_{\max} \cos(\omega t) \cos(\Phi) + I_{\max} \sin(\omega t) \sin(\Phi)]$
= $\frac{U_{\max} I_{\max}}{2} [1 + \cos(2\omega t)] \cos(\Phi) + U_{\max} I_{\max} \cos(\omega t) \sin(\omega t) \sin(\Phi)$
= $\frac{U_{\max} I_{\max}}{2} [1 + \cos(2\omega t)] \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} \sin(2\omega t) \sin(\Phi)$
= $\frac{U_{\max} I_{\max}}{2} \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} [\cos(2\omega t) \cos(\Phi) + \sin(2\omega t) \sin(\Phi)]$
= $\frac{U_{\max} I_{\max}}{2} \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} \cos(2\omega t + \Phi)$

P(t) is called as the instantaneous power signal. The ideal p(t) consists of the dc component and ac component whose frequency is 2ω . The dc component is called as the average active power, that is:

$$P = \frac{U_{\max} I_{\max}}{2} \cos(\varphi)$$

The average active power is related to the cosine value of the phase difference between the voltage signal and the current signal. This cosine value is called as Power Factor (PF) of the two channel signals.




Figure 1. The Effect of phase

When the signal phase difference between the voltage and current channels is more than 90°, the average active power is negative. It indicates the user is using the electrical energy reversely.

Operation Process

In BL6503E, the two ADCs digitize the voltage signals from the current and voltage transducers. These ADCs are 16-bit second order sigma-delta with an oversampling rate of 900 kHz. This analog input structure greatly simplifies transducer interfacing by providing a wide dynamic range for direct connection to the transducer and also simplifying the antialiasing filter design. A programmable gain stage in the current channel further facilitates easy transducer interfacing. A high pass filter in the current channel removes any dc component from the current signal. This eliminates any inaccuracies in the real power calculation due to offsets in the voltage or current signals.

The real power calculation is derived from the instantaneous power signal. The instantaneous



power signal is generated by a direct multiplication of the current and voltage signals. In order to extract the real power component (i.e., the dc component), the instantaneous power signal is low-pass filtered. Figure 2 illustrates the instantaneous real power signal and shows how the real power information can be extracted by low-pass filtering the instantaneous power signal. This scheme correctly calculates real power for nonsinusoidal current and voltage waveforms at all power factors. All signal processing is carried out in the digital domain for superior stability over temperature and time.






Figure 2. Signal Processing Block Diagram

The low frequency output of the BL6503E is generated by accumulatingm this real power information. This low frequency inherently means a long accumulation time between output pulses. The output frequency is therefore proportional to the average real power. This average real power information can, in turn, be accumulated (e.g., by a counter) to generate real energy information. Because of its high output frequency and hence shorter integration time, the CF output is proportional to the instantaneous real power. This is useful for system calibration purposes that would take place under steady load conditions.

♦ VOLTAGE CHANNEL INPUT

The output of the line voltage transducer is connected to the BL6503E at this analog input. As Figure4 shows that channel V2 is a fully differential voltage input. The maximum peak differential signal on Channel 2 is \pm 660mV. Figure4 illustrates the maximum signal levels that can be connected to the BL6503E Voltage Channel.







Voltage Channel must be driven from a common-mode voltage, i.e., the differential voltage signal on the input must be referenced to a common mode (usually AGND). The analog inputs of the BL6503E can be driven with common-mode voltages of up to 100 mV with respect to AGND. However, best results are achieved using a common mode equal to AGND.

Figure5 shows two typical connections for Channel V2. The first option uses a PT (potential transformer) to provide complete isolation from the mains voltage. In the second option, the BL6503E is biased around the neutral wire and a resistor divider is used to provide a voltage signal that is proportional to the line voltage. Adjusting the ratio of Ra and Rb is also a convenient way of carrying out a gain calibration on the meter.




Figure 5. Typical Connections for Voltage Channels

♦ CURRENT CHANNEL INPUT

The voltage outputs from the current transducers are connected to the BL6503E here. The maximum differential voltage on Current Channel 2 is \pm 660mV. The maximum common-mode voltage is \pm 100mV.

• Power Supply Monitor

The BL6503E contains an on-chip power supply monitor. If the supply is less than $4V \pm 5\%$ then the BL6503E will go in an inactive state, i.e. no energy will be accumulated when the supply



BAL BELLING BLOGGE Single Phase Energy Meter IC voltage is below 4V. This is useful to ensure correct device operation at power up and during power down. The power supply monitor has built-in hysteresis and filtering. This gives a high

The trigger level is nominally set at 4V, and the tolerance on this trigger level is about $\pm 5\%$. The power supply and decoupling for the part should be such that the ripple at VDD does not exceed $5V\pm5\%$ as specified for normal operation.

OPERATION MODE

SHANGHAI BELLING

degree of immunity to false triggering due to noisy supplies.

Transfer Function

The BL6503E calculates the product of two voltage signals (on Channel 1 and Channel 2) and then low-pass filters this product to extract real power information. This real power information is then converted to a frequency. The frequency information is output on F1 and F2 in the form of active low pulses. The pulse rate at these outputs is relatively low. It means that the frequency at these outputs is generated from real power information accumulated over a relatively long period of time. The result is an output frequency that is proportional to the average real power. The average of the real power signal is implicit to the digital-to-frequency conversion. The output frequency or pulse rate is related to the input voltage signals by the following equation. (use 3.58MHz oscillator)

$$Freq = \frac{8.34 \times V(v) \times V(i) \times gain \times F_Z}{V_{REF}^2}$$

Freq—Output frequency on F1 and F2 (Hz)

V(v)——Differential rms voltage signal on Channel 1 (volts)

V(i)——Differential rms voltage signal on Channel 2 (volts)

Gain—1, 2, 8 or 16, depending on the PGA gain selection, using logic inputs G0 and G1 Vref—The reference voltage (2.5 V \pm 8%) (volts)

Fz—One of four possible frequencies selected by using the logic inputs S0 and S1.

S1	SO	Fz(Hz)	XTAL/CLKIN
0	0	1.7	CLKIN/2^21
0	1	3.4	CLKIN/2^20
1	0	6.8	CLKIN/2^19
1	1	13.6	CLKIN/2^18

Frequency Output CF

The pulse output CF (Calibration Frequency) is intended for use during calibration. The output pulse rate on CF can be up to 128 times the pulse rate on F1 and F2. The following Table shows how the two frequencies are related, depending on the states of the logic inputs S0, S1 and SCF.



Mode	SCF	S 1	S 0	CF/F1 (or F2)
1	1	0	0	128
2	0	0	0	64
3	1	0	1	64
4	0	0	1	32
5	1	1	0	32
6	0	1	0	16
7	1	1	1	16
8	0	1	1	2048

Because of its relatively high pulse rate, the frequency at this logic output is proportional to the instantaneous real power. As is the case with F1 and F2, the frequency is derived from the output of the low-pass filter after multiplication. However, because the output frequency is high, this real power information is accumulated over a much shorter time. Hence less averaging is carried out in the digital-to-frequency conversion. With much less averaging of the real power signal, the CF output is much more responsive to power fluctuations.

♦ GAIN SELECTION

By select the digital input G0 and G1 voltage (5V or 0V), we can adjust the gain of current channel. We can see that while increasing the gain, the input dynamic range is decreasing.

G1	G0	Gain	Maximum Differential
			Signal
0	0	1	±660mV
0	1	2	±330mV
1	0	8	±82mV
1	1	16	±41mV

♦ ANALOG INPUT RANGE

The maximum peak differential signal on Voltage Channel is \pm 660 mV, and the common-mode voltage is up to 100 mV with respect to AGND.

The analog inputs V1P, V1N have the same maximum signal level restrictions as V2P and V2N. However, The Current Channel has a programmable gain amplifier (PGA) with user-selectable gains of 1, 2, 8, or 16. These gains facilitate easy transducer interfacing. The maximum differential voltage is ± 660 mV and the maximum common-mode signal is ± 100 mV.

SCF	S1	S0	Fz	Max Frequency		CF Max Free	quency (Hz)
				of F1, F2 (Hz)			
				DC	AC	DC	AC
1	0	0	1.7	1	0.5	128×F1,F2=128	128×F1,F2=64
0	0	0	1.7	1	0.5	64×F1,F2=64	64×F1,F2=32
1	0	1	3.4	2	1	64×F1,F2=128	64×F1,F2=64
0	0	1	3.4	2	1	32×F1,F2=64	32×F1,F2=32
1	1	0	6.8	4	2	32×F1,F2=128	32×F1,F2=64

The corresponding Max Frequency of CF/F1/F2 is shown in the following table.



0	1	0	6.8	4	2	16×F1,F2=64	16×F1,F2=32
1	1	1	13.6	8	4	16×F1,F2=128	16×F1,F2=64
0	1	1	13.6	8	4	2048×F1,F2=16.4K	2048×F1,F2=8.2K

Package Dimensions ٠

SSOP24

