The MB9A120L Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.
These series are based on the $A R M^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 3$ Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (UART, CSIO, I² $\mathrm{I}, \mathrm{LIN}$ ).

The products which are described in this data sheet are placed into TYPE11 product categories in FM3 Family Peripheral Manual.

## Features

## 32-bit ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 Core

■Processor version: r2p1
■Up to 40 MHz frequency operation
■ Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
■24-bit system timer (Sys Tick): System timer for OS task management

## On-Chip Memories

[Flash memory]

- 64 Kbytes

■ Read cycle: 0 wait-cycle

- Security function for code protection


## [SRAM]

This series contains 4 Kbyte on-chip SRAM memories that is connected to System bus of Cortex-M3 core.

■SRAM1: 4 Kbyte
Multi-function Serial Interface (Max four channels)
$\square 4$ channels without FIFO (ch.0, ch.1, ch.3, ch.5)
■Operation mode is selectable from the followings for each channel.

- UART
-CSIO
$\square$ LIN
$\square I^{2} \mathrm{C}$


## [UART]

■Full duplex double buffer

- Selection with or without parity supported

■Built-in dedicated baud rate generator
■External clock available as a serial clock
■ Various error detection functions available (parity errors, framing errors, and overrun errors)

## [CSIO]

■Full duplex double buffer
-Built-in dedicated baud rate generator
■Overrun error detection function available

## [LIN]

■LIN protocol Rev.2.1 supported
■ Full duplex double buffer
■ Master/Slave mode supported
■LIN break field generation (can be changed to 13-bit to 16-bit length)

■LIN break delimiter generation (can be changed to 1-bit to 4-bit length)

- Various error detection functions available (parity errors, framing errors, and overrun errors)


## [ $\left.{ }^{2} \mathrm{C}\right]$

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

## A/D Converter (Max eight channels)

## [12-bit A/D Converter]

■Successive Approximation type
■Conversion time: 0.8 us @ 5 V
■Priority conversion available (priority at 2 levels)

- Scanning conversion mode

■Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

## D/A Converter (Max one channel)

■R-2R type
■10-bit resolution

## Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

■16-bit PWM timer
-16-bit PPG timer
■16-/32-bit reload timer
■16-/32-bit PWC timer

## General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

■Capable of pull-up control per pin
■Capable of reading pin level directly
■Built-in the port relocate function
■Up to 51 high-speed general-purpose I/O Ports@64 pin Package
■Some ports are 5V tolerant
■See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.

## Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.
Operation mode is selectable from the followings for each channel.

■ Free-running
■Periodic (=Reload)
■One-shot

## Multi-function Timer

The Multi-function timer is composed of the following blocks.
■16-bit free-run timer $\times 3$ ch.

- Input capture $\times 3 \mathrm{ch}$.
-Output compare $\times 6$ ch.
$\square \mathrm{A} / \mathrm{D}$ activation compare $\times 1 \mathrm{ch}$.
■ Waveform generator $\times 3 \mathrm{ch}$.
■16-bit PPG timer $\times 3 \mathrm{ch}$. IGBT mode is contained

The following function can be used to achieve the motor control.

■ PWM signal output function
■DC chopper waveform output function
■ Dead time function

- Input capture function

■A/D convertor activate function
■DTIF (Motor emergency stop) interrupt function

## Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

■The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.

■Timer interrupt function after set time or each set time.
■Capable of rewriting the time with continuing the time count.
■Leap year automatic count is available.

## External Interrupt Controller Unit

■Up to 19 external interrupt input pins @ 64 pin Package
■ Include one non-maskable interrupt (NMI) input pin

## Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.
The Hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the Hardware watchdog is active in any low-power consumption modes except RTC, Stop modes.

## Clock and Reset

## [Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

- Main Clock:

■ Sub Clock:
■Built-in high-speed CR Clock: 4 MHz
■Built-in low-speed CR Clock: 100 kHz
■ Main PLL Clock

## [Resets]

- Reset requests from INITX pin
-Power-on reset
- Software reset

■Watchdog timers reset
■ Low-voltage detection reset
■Clock Super Visor reset
Clock Super Visor (CSV)
Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.


## Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt
■LVD2: auto-reset operation

## Low-Power Consumption Mode

Four low-power consumption modes supported.

- Sleep
-Timer
■RTC
- Stop


## Debug

Serial Wire JTAG Debug Port (SWJ-DP)

## Unique ID

Unique value of the device (41-bit) is set.

## Power Supply

Wide range voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V

MB9A120L Series

## Contents

1. Product Lineup ..... 6
2. Packages ..... 7
3. Pin Assignment ..... 8
4. List of Pin Functions ..... 13
5. I/O Circuit Type ..... 24
6. Handling Precautions ..... 31
6.1 Precautions for Product Design ..... 31
6.2 Precautions for Package Mounting ..... 32
6.3 Precautions for Use Environment ..... 33
7. Handling Devices ..... 34
8. Block Diagram ..... 36
9. Memory Size ..... 36
10. Memory Map ..... 37
11. Pin Status in Each CPU State ..... 40
12. Electrical Characteristics ..... 45
12.1 Absolute Maximum Ratings ..... 45
12.2 Recommended Operating Conditions. ..... 47
12.3 DC Characteristics ..... 48
12.3.1 Current Rating ..... 48
12.3.2 Pin Characteristics ..... 51
12.4 AC Characteristics ..... 52
12.4.1 Main Clock Input Characteristics ..... 52
12.4.2 Sub Clock Input Characteristics ..... 53
12.4.3 Built-in CR Oscillation Characteristics ..... 54
12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL) ..... 55
12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL) ..... 55
12.4.6 Reset Input Characteristics ..... 56
12.4.7 Power-on Reset Timing ..... 56
12.4.8 Base Timer Input Timing ..... 57
12.4.9 CSIO/UART Timing ..... 58
12.4.10 External Input Timing. ..... 66
12.4.11 $\mathrm{I}^{2} \mathrm{C}$ Timing ..... 67
12.4.12 JTAG Timing ..... 68
12.5 12-bit A/D Converter ..... 69
12.6 10-bit D/A Converter ..... 72
12.7 Low-Voltage Detection Characteristics ..... 73
12.7.1 Low-Voltage Detection Reset ..... 73
12.7.2 Interrupt of Low-Voltage Detection ..... 74
12.8 Flash Memory Write/Erase Characteristics ..... 75
12.8.1 Write / Erase time ..... 75
12.8.2 Write cycles and data hold time ..... 75
12.9 Return Time from Low-Power Consumption Mode. ..... 76
12.9.1 Return Factor: Interrupt. ..... 76
12.9.2 Return Factor: Reset ..... 78
13. Ordering Information ..... 80
14. Package Dimensions ..... 81
15. Major Changes ..... 87
Document History ..... 89
Sales, Solutions, and Legal Information ..... 90

## 1. Product Lineup

## Memory Size

| Product name |  | MB9AF121K/L |
| :--- | :--- | :--- |
| On-chip Flash memory | 64 Kbytes |  |
| On-chip SRAM | SRAM1 | 4 Kbytes |

## Function

| Product name |  |  |  | MB9AF121K | MB9AF121L |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin count |  |  |  | 48/52 | 64 |
| CPU |  | Freq. |  | Cortex-M3 |  |
|  |  | 40 MHz |  |
| Power supply voltage range |  |  |  | 2.7 V to 5.5 V |  |
| Multi-function Serial Interface (UART/CSIO/LIN/I²C) |  |  |  | 4 ch . (Max) ch.0, ch.1, ch.3, ch.5: No FIFO (In ch.5, only UART and LIN are available.) | $\begin{aligned} & 4 \text { ch. (Max) } \\ & \text { ch.0, ch.1, ch.3, ch.5: No FIFO } \end{aligned}$ |
| Base Timer <br> (PWC/Reload timer/PWM/PPG) |  |  |  | $8 \mathrm{ch}$. (Max) |  |
| MF- <br> Timer | A/D activation compare |  | 1 ch. |  |  |
|  | Input capture |  | 3 ch . |  |  |
|  | Free-run timer |  | 3 ch . |  |  |
|  | Output compare |  | 6 ch . | 1 unit |  |
|  | Waveform generator |  | 3 ch. |  |  |
|  | $\begin{aligned} & \text { PPG } \\ & \text { (IGBT mode) } \end{aligned}$ |  | 3 ch. |  |  |
| Dual Timer |  |  |  | 1 unit |  |
| Real-Time Clock |  |  |  | 1 unit |  |
| Watchdog timer |  |  |  | $1 \mathrm{ch} .(\mathrm{SW})+1 \mathrm{ch}$. (HW) |  |
| External Interrupts |  |  |  | 14 pins (Max) $+\mathrm{NMI} \times 1$ | 19 pins (Max) + NMI $\times 1$ |
| I/O ports |  |  |  | 36 pins (Max) | 51 pins (Max) |
| 12-bit A/D converter |  |  |  | $8 \mathrm{ch}$. (1 unit) |  |
| 10-bit D/A converter |  |  |  | $1 \mathrm{ch} .(\mathrm{Max})$ |  |
| CSV (Clock Super Visor) |  |  |  | Yes |  |
| LVD (Low-Voltage Detector) |  |  |  | 2 ch. |  |
| Built-in CR |  |  |  | High-sp |  | 4 MHz |  |
|  |  | Low-spe |  | 100 kHz |  |
| Debug Function |  |  |  | SWJ-DP |  |
| Unique ID |  |  |  | Yes |  |

## Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the I/O port according to your function use.
See Electrical Characteristics 12.4 AC Characteristics 12.4.3 Built-in CR Oscillation Characteristics for accuracy of built-in CR.

## 2. Packages

| Package | Product name | MB9AF121K | MB9AF121L |
| :--- | :--- | :---: | :---: |
| LQFP: LQA048 (0.5 mm pitch $)$ | $O$ | - |  |
| QFN: | WNY048 $(0.5 \mathrm{~mm}$ pitch $)$ | $O$ | - |
| LQFP: | LQC052 (0.65 mm pitch $)$ | $O$ | - |
| LQFP: | LQD064 $(0.5 \mathrm{~mm}$ pitch $)$ | - | $O$ |
| LQFP: | LQG064 $(0.65 \mathrm{~mm}$ pitch $)$ | - | $O$ |
| QFN: | WNS064 $(0.5 \mathrm{~mm}$ pitch $)$ | - | $O$ |

O: Supported

## Note:

- See Package Dimensions for detailed information on each package.


## 3. Pin Assignment

## LQD064/ LQG064



Note:

- The number after the underscore (" ") in pin names such as XXX 1 and $X X X 2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.
(TOP VIEW)



## Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.
(TOP VIEW)


Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX 2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## WNY048

(TOP VIEW)


## Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## LQC052

(TOP VIEW)


Note:

- The number after the underscore ("_") in pin names such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


## 4. List of Pin Functions

## List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin No |  |  | Pin Name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 1 | 1 | 1 | VCC | - |  |
| 2 | 2 | 2 | P50 | $\mathrm{H}^{* 1}$ | K |
|  |  |  | INT00_0 |  |  |
|  |  |  | SIN3_1 |  |  |
| 3 | 3 | 3 | P51 | $\mathrm{H}^{* 2}$ | K |
|  |  |  | INT01_0 |  |  |
|  |  |  | $\begin{aligned} & \hline \text { SOT3_1 } \\ & \text { (SDA3_1) } \end{aligned}$ |  |  |
| 4 | 4 | 4 | P52 | $\mathrm{H}^{* 2}$ | K |
|  |  |  | INT02_0 |  |  |
|  |  |  | $\begin{aligned} & \text { SCK3_1 } \\ & \text { (SCL3_1) } \end{aligned}$ |  |  |
| 5 | - | - | P30 | E | K |
|  |  |  | TIOB0_1 |  |  |
|  |  |  | INT03_2 |  |  |
| 6 | - | - | P31 | E | K |
|  |  |  | TIOB1_1 |  |  |
|  |  |  | INT04_2 |  |  |
| 7 | - | - | P32 | E | K |
|  |  |  | TIOB2_1 |  |  |
|  |  |  | INT05_2 |  |  |
| 8 | - | - | P33 | E | K |
|  |  |  | INT04_0 |  |  |
|  |  |  | TIOB3_1 |  |  |
|  |  |  | ADTG_6 |  |  |
| 9 | 6 | 5 | P39 | E | K |
|  |  |  | DTTIOX_0 |  |  |
|  |  |  | INT06_0 |  |  |
|  |  |  | ADTG_2 |  |  |
| 10 | 7 | 6 | P3A | G | K |
|  |  |  | $\begin{aligned} & \text { RTO00_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA0_1 |  |  |
|  |  |  | INT07_0 |  |  |
|  |  |  | SUBOUT_2 |  |  |
|  |  |  | RTCCO_2 |  |  |
| 11 | 8 | 7 | P3B | G | J |
|  |  |  | $\begin{aligned} & \hline \text { RTO01_0 } \\ & \text { (PPG00_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA1_1 |  |  |


| Pin No |  |  | Pin Name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-52 | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 12 | 9 | 8 | P3C | G | K |
|  |  |  | $\begin{aligned} & \text { RTO02_0 } \\ & \text { (PPG02_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA2_1 |  |  |
|  |  |  | INT18_2 |  |  |
| 13 | 10 | 9 | P3D | G | J |
|  |  |  | $\begin{aligned} & \text { RTO03_0 } \\ & \text { (PPG02_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA3_1 |  |  |
| 14 | 11 | 10 | P3E | G | K |
|  |  |  | $\begin{aligned} & \hline \text { RTOO4_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA4_1 |  |  |
|  |  |  | INT19_2 |  |  |
| 15 | 12 | 11 | P3F | G | J |
|  |  |  | $\begin{aligned} & \hline \text { RTO05_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA5_1 |  |  |
| 16 | 13 | 12 | VSS | - |  |
| 17 | 14 | 13 | C | - |  |
| 18 | 15 | 14 | VCC | - |  |
| 19 | 16 | 15 | P46 | D | F |
|  |  |  | X0A |  |  |
| 20 | 17 | 16 | P47 | D | G |
|  |  |  | X1A |  |  |
| 21 | 18 | 17 | INITX | B | C |
| 22 | 19 | 18 | P49 | K | K |
|  |  |  | TIOB0_0 |  |  |
|  |  |  | INT20_1 |  |  |
|  |  |  | DA0_0 |  |  |
|  | - | - | $\begin{aligned} & \hline \text { SOT3_2 } \\ & \text { (SDA3_2) } \end{aligned}$ |  |  |
| 23 | 20 | 19 | P4A | E | K |
|  |  |  | TIOB1_0 |  |  |
|  |  |  | INT21_1 |  |  |
|  | - | - | $\begin{aligned} & \hline \text { SCK3_2 } \\ & \text { (SCL3_2) } \end{aligned}$ |  |  |
| 24 | - | - | P4B | E | K |
|  |  |  | TIOB2_0 |  |  |
|  |  |  | INT22_1 |  |  |
|  |  |  | IGTRG_0 |  |  |
| 25 | - | - | P4C | E | K |
|  |  |  | TIOB3_0 |  |  |
|  |  |  | INT12_0 |  |  |
| 26 | - | - | P4D | E | K |
|  |  |  | TIOB4_0 |  |  |
|  |  |  | INT13_0 |  |  |


| Pin No |  |  | Pin Name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-52 | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 27 | - | - | P4E | E | K |
|  |  |  | TIOB5_0 |  |  |
|  |  |  | INT06_2 |  |  |
| 28 | 22 | 20 | PE0 | C | E |
|  |  |  | MD1 |  |  |
| 29 | 23 | 21 | MD0 | J | D |
| 30 | 24 | 22 | PE2 | A | A |
|  |  |  | X0 |  |  |
| 31 | 25 | 23 | PE3 | A | B |
|  |  |  | X1 |  |  |
| 32 | 26 | 24 | VSS | - |  |
| 33 | - | - | VCC | - |  |
| 34 | 27 | 25 | P10 | F | L |
|  |  |  | AN00 |  |  |
|  |  |  | $\begin{aligned} & \hline \text { SCK1_1 } \\ & \text { (SCL1_1) } \end{aligned}$ |  |  |
| 35 | 28 | 26 | P11 | F | M |
|  |  |  | AN01 |  |  |
|  |  |  | SIN1_1 |  |  |
|  |  |  | INT02_1 |  |  |
|  |  |  | FRCK0_2 |  |  |
| 36 | 29 | 27 | P12 | F | L |
|  |  |  | AN02 |  |  |
|  |  |  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ |  |  |
|  |  |  | IC00_2 |  |  |
| 37 | 30 | 28 | AVSS | - |  |
| 38 | 31 | 29 | P14 | F | M |
|  |  |  | AN04 |  |  |
|  |  |  | SINO_1 |  |  |
|  |  |  | INT03_1 |  |  |
|  |  |  | IC02_2 |  |  |
| 39 | 32 | 30 | P15 | F | M |
|  |  |  | AN05 |  |  |
|  |  |  | $\begin{aligned} & \hline \text { SOTO_1 } \\ & (\text { SDA0_1) } \end{aligned}$ |  |  |
|  |  |  | INT14_0 |  |  |
|  |  |  | IC03_2 |  |  |
| 40 | - | - | P17 | E | K |
|  |  |  | INT04_1 |  |  |
| 41 | 33 | 31 | AVCC | - |  |
| 42 | 34 | 32 | AVRH | - |  |
| 43 | 35 | 33 | AVRL | - |  |
| 44 | - | - | P18 | E | J |
| 45 | - | - | P19 | E | J |


| Pin No |  |  | Pin Name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LQFP-64 } \\ & \text { OFN-64 } \end{aligned}$ | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 46 | 37 | 34 | P23 | **2 | M |
|  |  |  | AN12 |  |  |
|  |  |  | $\begin{aligned} & \hline \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ |  |  |
|  |  |  | TIOA7_1 |  |  |
| 47 | 38 | 35 | P22 | I*2 | M |
|  |  |  | AN13 |  |  |
|  |  |  | $\begin{aligned} & \hline \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ |  |  |
|  |  |  | TIOB7_1 |  |  |
| 48 | 39 | 36 | P21 | ${ }^{* 1}$ | M |
|  |  |  | AN14 |  |  |
|  |  |  | SINO 0 |  |  |
|  |  |  | INT06_1 |  |  |
| 49 | 41 | 37 | P00 | E | I |
|  |  |  | TRSTX |  |  |
| 50 | 42 | 38 | P01 | E | I |
|  |  |  | TCK |  |  |
|  |  |  | SWCLK |  |  |
| 51 | 43 | 39 | P02 | E | 1 |
|  |  |  | TDI |  |  |
| 52 | 44 | 40 | P03 | E | I |
|  |  |  | TMS |  |  |
|  |  |  | SWDIO |  |  |
| 53 | 45 | 41 | P04 | E | I |
|  |  |  | TDO |  |  |
|  |  |  | SWO |  |  |
| 54 | - | - | P0A | E | K |
|  |  |  | INT00_2 |  |  |
| 55 | - | - | POB | E | K |
|  |  |  | TIOB6_1 |  |  |
|  |  |  | INT18_0 |  |  |
| 56 | - | - | P0C | E | K |
|  |  |  | TIOA6_1 |  |  |
|  |  |  | INT19_0 |  |  |
| 57 | 46 | 42 | P0F | E | H |
|  |  |  | NMIX |  |  |
|  |  |  | SUBOUT_0 |  |  |
|  |  |  | CROUT_1 |  |  |
|  |  |  | RTCCO_0 |  |  |
| 58 | - | - | P62 | E | J |
|  |  |  | $\begin{aligned} & \hline \text { SCK5_0 } \\ & \text { (SCL5_0) } \end{aligned}$ |  |  |
|  |  |  | ADTG_3 |  |  |


| Pin No |  |  | Pin Name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LQFP-64 } \\ & \text { QFN-64 } \end{aligned}$ | LQFP-52 | $\begin{gathered} \hline \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |  |  |  |
| 59 | 47 | 43 | P61 | E | J |
|  |  |  | $\begin{aligned} & \hline \text { SOT5_0 } \\ & \text { (SDA5_0) } \end{aligned}$ |  |  |
|  |  |  | TIOB2_2 |  |  |
|  |  |  | DTTIOX_2 |  |  |
| 60 | 48 | 44 | P60 | $1^{* 2}$ | K |
|  |  |  | SIN5_0 |  |  |
|  |  |  | TIOA2_2 |  |  |
|  |  |  | INT15_1 |  |  |
|  |  |  | IGTRG_1 |  |  |
| 61 | 49 | 45 | P80 | L | K |
|  |  |  | INT16_1 |  |  |
| 62 | 50 | 46 | P81 | L | K |
|  |  |  | INT17_1 |  |  |
| 63 | 51 | 47 | P82 | L | J |
| 64 | 52 | 48 | VSS | - |  |
| - | 5, 21, 36, 40 | - | NC | - |  |

[^0]
## List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin function | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| ADC | ADTG 2 | A/D converter external trigger input pin | 9 | 6 | 5 |
|  | ADTG_3 |  | 58 | - | - |
|  | ADTG_6 |  | 8 | - | - |
|  | AN00 | A/D converter analog input pin. ANxx describes ADC ch.xx. | 34 | 27 | 25 |
|  | AN01 |  | 35 | 28 | 26 |
|  | AN02 |  | 36 | 29 | 27 |
|  | AN04 |  | 38 | 31 | 29 |
|  | AN05 |  | 39 | 32 | 30 |
|  | AN12 |  | 46 | 37 | 34 |
|  | AN13 |  | 47 | 38 | 35 |
|  | AN14 |  | 48 | 39 | 36 |
| Base Timer 0 | TIOA0_1 | Base timer ch. 0 TIOA pin | 10 | 7 | 6 |
|  | TIOB0_0 | Base timer ch. 0 TIOB pin | 22 | 19 | 18 |
|  | TIOB0_1 |  | 5 | - | - |
| Base Timer 1 | TIOA1_1 | Base timer ch. 1 TIOA pin | 11 | 8 | 7 |
|  | TIOB1_0 | Base timer ch. 1 TIOB pin | 23 | 20 | 19 |
|  | TIOB1_1 |  | 6 | - | - |
| Base Timer 2 | TIOA2_1 | Base timer ch. 2 TIOA pin | 12 | 9 | 8 |
|  | TIOA2_2 |  | 60 | 48 | 44 |
|  | TIOB2_0 | Base timer ch. 2 TIOB pin | 24 | - | - |
|  | TIOB2_1 |  | 7 | - | - |
|  | TIOB2_2 |  | 59 | 47 | 43 |
| Base Timer 3 | TIOA3_1 | Base timer ch. 3 TIOA pin | 13 | 10 | 9 |
|  | TIOB3_0 | Base timer ch. 3 TIOB pin | 25 | - | - |
|  | TIOB3_1 |  | 8 | - | - |
| Base Timer 4 | TIOA4_1 | Base timer ch. 4 TIOA pin | 14 | 11 | 10 |
|  | TIOB4_0 | Base timer ch. 4 TIOB pin | 26 | - | - |
| Base Timer 5 | TIOA5_1 | Base timer ch. 5 TIOA pin | 15 | 12 | 11 |
|  | TIOB5 0 | Base timer ch. 5 TIOB pin | 27 | - | - |
| Base Timer 6 | TIOA6_1 | Base timer ch. 6 TIOA pin | 56 | - | - |
|  | TIOB6_1 | Base timer ch. 6 TIOB pin | 55 | - | - |
| Base Timer 7 | TIOA7_1 | Base timer ch. 7 TIOA pin | 46 | 37 | 34 |
|  | TIOB7_1 | Base timer ch. 7 TIOB pin | 47 | 38 | 35 |
| Debugger | SWCLK | Serial wire debug interface clock input pin | 50 | 42 | 38 |
|  | SWDIO | Serial wire debug interface data input / output pin | 52 | 44 | 40 |
|  | SWO | Serial wire viewer output pin | 53 | 45 | 41 |
|  | TCK | JTAG test clock input pin | 50 | 42 | 38 |
|  | TDI | JTAG test data input pin | 51 | 43 | 39 |
|  | TDO | JTAG debug data output pin | 53 | 45 | 41 |
|  | TMS | JTAG test mode state input/output pin | 52 | 44 | 40 |
|  | TRSTX | JTAG test reset input pin | 49 | 41 | 37 |


| Pin function | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| External Interrupt | INT00_0 | External interrupt request 00 input pin | 2 | 2 | 2 |
|  | INT00_2 |  | 54 | - | - |
|  | INT01_0 | External interrupt request 01 input pin | 3 | 3 | 3 |
|  | INT02_0 | External interrupt request 02 input pin | 4 | 4 | 4 |
|  | INT02_1 |  | 35 | 28 | 26 |
|  | INT03_1 | External interrupt request 03 input pin | 38 | 31 | 29 |
|  | INT03_2 |  | 5 | - | - |
|  | INT04_0 | External interrupt request 04 input pin | 8 | - | - |
|  | INT04_1 |  | 40 | - | - |
|  | INT04_2 |  | 6 | - | - |
|  | INT05_2 | External interrupt request 05 input pin | 7 | - | - |
|  | INT06_0 | External interrupt request 06 input pin | 9 | 6 | 5 |
|  | INT06_1 |  | 48 | 39 | 36 |
|  | INT06_2 |  | 27 | - | - |
|  | INT07_0 | External interrupt request 07 input pin | 10 | 7 | 6 |
|  | INT12_0 | External interrupt request 12 input pin | 25 | - | - |
|  | INT13_0 | External interrupt request 13 input pin | 26 | - | - |
|  | INT14_0 | External interrupt request 14 input pin | 39 | 32 | 30 |
|  | INT15_1 | External interrupt request 15 input pin | 60 | 48 | 44 |
|  | INT16_1 | External interrupt request 16 input pin | 61 | 49 | 45 |
|  | INT17_1 | External interrupt request 17 input pin | 62 | 50 | 46 |
|  | INT18_0 | External interrupt request 18 input pin | 55 | - | - |
|  | INT18_2 |  | 12 | 9 | 8 |
|  | INT19_0 | External interrupt request 19 input pin | 56 | - | - |
|  | INT19_2 |  | 14 | 11 | 10 |
|  | INT20_1 | External interrupt request 20 input pin | 22 | 19 | 18 |
|  | INT21_1 | External interrupt request 21 input pin | 23 | 20 | 19 |
|  | INT22_1 | External interrupt request 22 input pin | 24 | - | - |
|  | NMIX | Non-Maskable Interrupt input pin | 57 | 46 | 42 |


| Pin function | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { OFN-48 } \end{gathered}$ |
| GPIO | P00 | General-purpose I/O port 0 | 49 | 41 | 37 |
|  | P01 |  | 50 | 42 | 38 |
|  | P02 |  | 51 | 43 | 39 |
|  | P03 |  | 52 | 44 | 40 |
|  | P04 |  | 53 | 45 | 41 |
|  | P0A |  | 54 | - | - |
|  | P0B |  | 55 | - | - |
|  | POC |  | 56 | - | - |
|  | P0F |  | 57 | 46 | 42 |
|  | P10 | General-purpose I/O port 1 | 34 | 27 | 25 |
|  | P11 |  | 35 | 28 | 26 |
|  | P12 |  | 36 | 29 | 27 |
|  | P14 |  | 38 | 31 | 29 |
|  | P15 |  | 39 | 32 | 30 |
|  | P17 |  | 40 | - | - |
|  | P18 |  | 44 | - | - |
|  | P19 |  | 45 | - | - |
|  | P21 | General-purpose I/O port 2 | 48 | 39 | 36 |
|  | P22 |  | 47 | 38 | 35 |
|  | P23 |  | 46 | 37 | 34 |
|  | P30 | General-purpose I/O port 3 | 5 | - | - |
|  | P31 |  | 6 | - | - |
|  | P32 |  | 7 | - | - |
|  | P33 |  | 8 | - | - |
|  | P39 |  | 9 | 6 | 5 |
|  | P3A |  | 10 | 7 | 6 |
|  | P3B |  | 11 | 8 | 7 |
|  | P3C |  | 12 | 9 | 8 |
|  | P3D |  | 13 | 10 | 9 |
|  | P3E |  | 14 | 11 | 10 |
|  | P3F |  | 15 | 12 | 11 |
|  | P46 | General-purpose I/O port 4 | 19 | 16 | 15 |
|  | P47 |  | 20 | 17 | 16 |
|  | P49 |  | 22 | 19 | 18 |
|  | P4A |  | 23 | 20 | 19 |
|  | P4B |  | 24 | - | - |
|  | P4C |  | 25 | - | - |
|  | P4D |  | 26 | - | - |
|  | P4E |  | 27 | - | - |
|  | P50 | General-purpose I/O port 5 | 2 | 2 | 2 |
|  | P51 |  | 3 | 3 | 3 |
|  | P52 |  | 4 | 4 | 4 |
|  | P60 | General-purpose I/O port 6 | 60 | 48 | 44 |
|  | P61 |  | 59 | 47 | 43 |
|  | P62 |  | 58 | - | - |
|  | P80 | General-purpose I/O port 8 | 61 | 49 | 45 |
|  | P81 |  | 62 | 50 | 46 |
|  | P82 |  | 63 | 51 | 47 |
|  | PE0 | General-purpose I/O port E | 28 | 22 | 20 |
|  | PE2 |  | 30 | 24 | 22 |
|  | PE3 |  | 31 | 25 | 23 |


| Pin function | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-52 | LQFP-48 QFN-48 |
| Multifunction Serial 0 | SINO_0 | Multi-function serial interface ch. 0 input pin | 48 | 39 | 36 |
|  | SIN0_1 |  | 38 | 31 | 29 |
|  | $\begin{aligned} & \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 output pin. <br> This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDAO when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 47 | 38 | 35 |
|  | $\begin{aligned} & \text { SOTO_1 } \\ & \left(S D A 0 \_1\right) \end{aligned}$ |  | 39 | 32 | 30 |
|  | $\begin{aligned} & \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 clock I/O pin. <br> This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCLO when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 46 | 37 | 34 |
| Multifunction Serial 1 | SIN1_1 | Multi-function serial interface ch. 1 input pin | 35 | 28 | 26 |
|  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 output pin. <br> This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 36 | 29 | 27 |
|  | $\begin{aligned} & \text { SCK1_1 } \\ & \text { (SCL1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 clock I/O pin. <br> This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 34 | 27 | 25 |
| Multifunction Serial 3 | SIN3_1 | Multi-function serial interface ch. 3 input pin | 2 | 2 | 2 |
|  | $\begin{aligned} & \text { SOT3_1 } \\ & \text { (SDA3_1) } \end{aligned}$ | Multi-function serial interface ch. 3 output pin. <br> This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA3 when it is used in an $\mathrm{I}^{2} \mathrm{C}$ (operation mode 4). | 3 | 3 | 3 |
|  | $\begin{aligned} & \text { SOT3_2 } \\ & \text { (SDA3_2) } \end{aligned}$ |  | 22 | - | - |
|  | $\begin{aligned} & \text { SCK3_1 } \\ & \text { (SCL3_1) } \end{aligned}$ | Multi-function serial interface ch. 3 clock I/O pin. <br> This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an $\mathrm{I}^{2} \mathrm{C}$ (operation mode 4). | 4 | 4 | 4 |
|  | $\begin{aligned} & \text { SCK3_2 } \\ & \text { (SCL3_2) } \end{aligned}$ |  | 23 | - | - |


| Pin function | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| Multifunction Serial 5 | SIN5_0 | Multi-function serial interface ch. 5 input pin | 60 | 48 | 44 |
|  | $\begin{aligned} & \text { SOT5_0 } \\ & \text { (SDA5_0) } \end{aligned}$ | Multi-function serial interface ch. 5 output pin. <br> This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA5 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 59 | 47 | 43 |
|  | $\begin{aligned} & \text { SCK5_0 } \\ & \text { (SCL5_0) } \end{aligned}$ | Multi-function serial interface ch. 5 clock I/O pin. <br> This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 58 | - | - |
| Multi- <br> function Timer 0 | DTTIOX_0 | Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0. | 9 | 6 | 5 |
|  | DTTIOX_2 |  | 59 | 47 | 43 |
|  | FRCKO_2 | 16-bit free-run timer ch. 0 external clock input pin | 35 | 28 | 26 |
|  | IC00_2 | 16-bit input capture input pin of Multi-function timer 0. ICxx describes channel number. | 36 | 29 | 27 |
|  | IC02_2 |  | 38 | 31 | 29 |
|  | IC03_2 |  | 39 | 32 | 30 |
|  | $\begin{aligned} & \text { RTOOO_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG00 when it is used in PPG0 output mode. | 10 | 7 | 6 |
|  | $\begin{aligned} & \text { RTO01_0 } \\ & \text { (PPG00_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG00 when it is used in PPG0 output mode. | 11 | 8 | 7 |
|  | $\begin{aligned} & \text { RTO02_0 } \\ & \text { (PPG02_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG02 when it is used in PPG0 output mode. | 12 | 9 | 8 |
|  | $\begin{aligned} & \text { RTO03_0 } \\ & \text { (PPG02_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG02 when it is used in PPG0 output mode. | 13 | 10 | 9 |
|  | $\begin{aligned} & \text { RTO04_0 } \\ & \text { (PPG04_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG04 when it is used in PPG0 output mode. | 14 | 11 | 10 |
|  | $\begin{aligned} & \text { RTO05_0 } \\ & \text { (PPG04_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. <br> This pin operates as PPG04 when it is used in PPG0 output mode. | 15 | 12 | 11 |
|  | IGTRG_0 | PPG IGBT mode external trigger input pin | 24 | - | - |
|  | IGTRG_1 |  | 60 | 48 | 44 |


| $\begin{gathered} \text { Pin } \\ \text { function } \end{gathered}$ | Pin name | Function description | Pin No |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-52 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ |
| Real-time clock | RTCCO_0 | 0.5 seconds pulse output pin of Real-time clock | 57 | 46 | 42 |
|  | RTCCO_2 |  | 10 | 7 | 6 |
|  | SUBOUT_0 | Sub clock output pin | 57 | 46 | 42 |
|  | SUBOUT_2 |  | 10 | 7 | 6 |
| DAC | DA0_0 | D/A converter ch. 0 analog output pin | 22 | 19 | 18 |
| Reset | INITX | External Reset Input pin. <br> A reset is valid when INITX="L". | 21 | 18 | 17 |
| Mode | MDO | Mode 0 pin. <br> During normal operation, MDO="L" must be input. During serial programming to Flash memory, MD0="H" must be input. | 29 | 23 | 21 |
|  | MD1 | Mode 1 pin. <br> During serial programming to Flash memory, MD1="L" must be input. | 28 | 22 | 20 |
| Power | VCC | Power supply Pin | 1 | 1 | 1 |
|  |  |  | 18 | 15 | 14 |
|  |  |  | 33 | - | - |
| GND | VSS | GND Pin | 16 | 13 | 12 |
|  |  |  | 32 | 26 | 24 |
|  |  |  | 64 | 52 | 48 |
| Clock | X0 | Main clock (oscillation) input pin | 30 | 24 | 22 |
|  | XOA | Sub clock (oscillation) input pin | 19 | 16 | 15 |
|  | X1 | Main clock (oscillation) I/O pin | 31 | 25 | 23 |
|  | X1A | Sub clock (oscillation) I/O pin | 20 | 17 | 16 |
|  | CROUT_1 | Built-in high-speed CR-osc clock output port | 57 | 46 | 42 |
| Analog Power | AVCC | A/D converter and D/A converter analog power supply pin | 41 | 33 | 31 |
|  | AVRH | A/D converter analog reference voltage input pin | 42 | 34 | 32 |
| Analog GND | AVSS | A/D converter and D/A converter GND pin | 37 | 30 | 28 |
|  | AVRL | A/D converter analog reference voltage input pin | 43 | 35 | 33 |
| C pin | C | Power supply stabilization capacity pin | 17 | 14 | 13 |

## Note:

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.


## 5. I/O Circuit Type



| Type |  | Circuit | Remarks |
| :---: | :---: | :---: | :--- |
| B |  | CMOS level hysteresis input <br> • Pull-up resistor <br> Approximately $50 \mathrm{k} \Omega$ |  |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| D |  | It is possible to select the sub oscillation / GPIO function <br> When the sub oscillation is selected. <br> - Oscillation feedback resistor : Approximately $5 \mathrm{M} \Omega$ <br> - With Standby mode control <br> When the GPIO is selected. <br> - CMOS level output. <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor <br> : Approximately $50 \mathrm{k} \Omega$ <br> - Іон= -4 mA , loL= 4 mA |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{loh}=-4 \mathrm{~mA}, \mathrm{lol}=4 \mathrm{~mA}$ <br> - When this pin is used as an $I^{2} \mathrm{C}$ pin, the digital output P-ch transistor is always off <br> - +B input is available |
| F |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With input control <br> - Analog input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - loн= -4 mA , lol= 4 mA <br> - When this pin is used as an $I^{2} \mathrm{C}$ pin, the digital output P -ch transistor is always off <br> - +B input is available |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - loн= -12 mA , lol= 12 mA <br> - +B input is available |
| H |  | - CMOS level output <br> - CMOS level hysteresis input <br> - 5 V tolerant <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - loн= -4 mA , lol= 4 mA <br> - Available to control PZR registers. <br> - Only P51, P52. <br> - When this pin is used as an $I^{2} C$ pin, the digital output P -ch transistor is always off |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| I |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With input control <br> - Analog input <br> - 5 V tolerant <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - loн= -4 mA , lol= 4 mA <br> - Available to control PZR registers. Only P23, P22, P60. <br> - When this pin is used as an $I^{2} \mathrm{C}$ pin, the digital output P -ch transistor is always off |
| J |  | CMOS level hysteresis input |

Type

## 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.
3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.
CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

## Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

## Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.
Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.
You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ balls are mounted using $\mathrm{Sn}-\mathrm{Pb}$ eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below $70 \%$ relative humidity, and at temperatures between $5^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
When you open Dry Package that recommends humidity $40 \%$ to $70 \%$ relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: $125^{\circ} \mathrm{C} / 24 \mathrm{~h}$

## Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between $40 \%$ and $70 \%$. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $\mathrm{M} \Omega$ ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.
For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 7. Handling Devices

## Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.
Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1 \mu \mathrm{~F}$ be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin, between AVRH pin and AVRL pin near this device.

## Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ) does not exceed $10 \%$ of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1 \mathrm{~V} / \mu \mathrm{s}$ when there is a momentary fluctuation on switching the power supply.

## Crystal oscillator circuit

Noise near the $\mathrm{X} 0 / \mathrm{X} 1$ and $\mathrm{X} 0 \mathrm{~A} / \mathrm{X} 1 \mathrm{~A}$ pins may cause the device to malfunction. Design the printed circuit board so that $\mathrm{X} 0 / \mathrm{X} 1$, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.
It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.
Evaluate oscillation of your using crystal oscillator by your mount board.

## Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

- Surface mount type

| Size: | More than $3.2 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ <br> Load capacitance: <br> Approximately 6 pF to 7 pF |
| :--- | :--- |
| Load capacitance: | Approximately 6 pF to 7 pF |

## Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.
Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.

## Example of Using an External Clock



## Handling when using Multi-function serial pin as $I^{2} C$ pin

If it is using the multi-function serial pin as $\mathrm{I}^{2} \mathrm{C}$ pins, P -ch transistor of digital output is always disabled. However, $\mathrm{I}^{2} \mathrm{C}$ pins need to keep the electrical characteristic like other pins and not to connect to the external $\mathrm{I}^{2} \mathrm{C}$ bus system with power OFF.

## C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.
A smoothing capacitor of about $4.7 \mu \mathrm{~F}$ would be recommended for this series.


## Mode pins (MDO)

Connect the MD pin (MDO) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

## Notes on power-on

Turn power on/off in the following order or at the same time.
If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.
Turning on: VCC $\rightarrow$ AVCC $\rightarrow$ AVRH
Turning off : AVRH $\rightarrow$ AVCC $\rightarrow$ VCC

## Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.
Therefore, design a printed circuit board so as to avoid noise.
Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash memory products and MASK products
The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.
If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

## Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

## 8. Block Diagram



## 9. Memory Size

See Memory size in Product Lineup to confirm the memory size.

MB9A120L Series

## 10. Memory Map

Memory Map (1)


## Memory Map (2)


*: See MB9A420L/120L/MB9B120J Series Flash Programming Manual to confirm the detail of Flash memory.

Peripheral Address Map

| Start address | End address | Bus | Peripherals |
| :---: | :---: | :---: | :---: |
| 0x4000_0000 | 0x4000_0FFF | AHB | Flash Memory I/F register |
| 0x4000_1000 | 0x4000_FFFF |  | Reserved |
| 0x4001_0000 | 0x4001_0FFF |  | Clock/Reset Control |
| 0x4001_1000 | 0x4001_1FFF |  | Hardware Watchdog timer |
| 0x4001_2000 | 0x4001_2FFF | APB0 | Software Watchdog timer |
| 0x4001_3000 | 0x4001_4FFF | APBO | Reserved |
| 0x4001_5000 | 0x4001_5FFF |  | Dual-Timer |
| 0x4001_6000 | 0x4001_FFFF |  | Reserved |
| 0x4002_0000 | 0x4002_0FFF |  | Multi-function timer unit0 |
| 0x4002_1000 | 0x4002_3FFF |  | Reserved |
| 0x4002_4000 | 0x4002_4FFF |  | PPG |
| 0x4002_5000 | 0x4002_5FFF |  | Base Timer |
| 0x4002_6000 | 0x4002_6FFF | A | Reserved |
| 0x4002_7000 | 0x4002_7FFF | APB1 | A/D Converter |
| 0x4002_8000 | 0x4002_8FFF |  | D/A Converter |
| 0x4002_9000 | 0x4002_DFFF |  | Reserved |
| 0x4002_E000 | 0x4002_EFFF |  | Built-in CR trimming |
| 0x4002_F000 | 0x4002_FFFF |  | Reserved |
| 0x4003_0000 | 0x4003_0FFF |  | External Interrupt |
| 0x4003_1000 | 0x4003_1FFF |  | Interrupt Source Check Resister |
| 0x4003_2000 | 0x4003_2FFF |  | Reserved |
| 0x4003_3000 | 0x4003_3FFF |  | GPIO |
| 0x4003_4000 | 0x4003_4FFF |  | Reserved |
| 0x4003_5000 | 0x4003_57FF |  | Low-Voltage Detector |
| 0x4003_5800 | 0x4003_5FFF | PB | Reserved |
| 0x4003_6000 | 0x4003_6FFF |  | Reserved |
| 0x4003_7000 | 0x4003_7FFF |  | Reserved |
| 0x4003_8000 | 0x4003_8FFF |  | Multi-function serial Interface |
| 0x4003_9000 | 0x4003_9FFF |  | Reserved |
| 0x4003_A000 | 0x4003_AFFF |  | Reserved |
| 0x4003_B000 | 0x4003_BFFF |  | Real-time clock |
| 0x4003_C000 | 0x4003_FFFF |  | Reserved |
| 0x4004_0000 | 0x4004_FFFF | AHB | Reserved |
| 0x4005_0000 | 0x4005_FFFF |  | Reserved |
| 0x4006_0000 | 0x4006_0FFF |  | Reserved |
| 0x4006_1000 | 0x4006_2FFF |  | Reserved |
| 0x4006_3000 | 0x4006_3FFF |  | Reserved |
| 0x4006_4000 | 0x41FF_FFFF |  | Reserved |

## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

- INITX=0

This is the period when the INITX pin is the L level.

- INITX=1

This is the period when the INITX pin is the H level.
■SPL=0
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0 .

- SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1.

- Input enabled

Indicates that the input function can be used.

- Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L .

## ■ $\mathrm{Hi}-\mathrm{Z}$

Indicates that the pin drive transistor is disabled and the pin is put in the $\mathrm{Hi}-\mathrm{Z}$ state.

## - Setting disabled

Indicates that the setting is disabled.

## -Maintain previous state

Maintains the state that was immediately prior to entering the current mode.
If a built-in peripheral function is operating, the output follows the peripheral function.
If the pin is being used as a port, that output is maintained.

- Analog input is enabled

Indicates that the analog input is enabled.

List of Pin Status

| 022000000 | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or Sleep mode state |  | imer mode, TC mode, or p mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power supply unstable | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
| A | Main crystal oscillator input pin/ <br> External main clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| B | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | External main clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | Main crystal oscillator output pin | Hi-Z / <br> Internal input <br> fixed at 0 / <br> or Input <br> enable | Hi-Z / Internal input fixed at 0 | Hi-Z / Internal input fixed at 0 | Maintain previous state <br> / When oscillation stops ${ }^{* 1}$, Hi-Z / <br> Internal input fixed at 0 | Maintain previous state <br> / When oscillation stops ${ }^{* 1}$, Hi-Z / <br> Internal input fixed at 0 | Maintain previous state / When oscillation stops ${ }^{* 1}$, Hi-Z / Internal input fixed at 0 |
| C | INITX input pin | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled |
| D | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| E | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z $/$ Input enabled |


|  | Function group | Power-on reset or low-voltage detection state | INITX <br> input state | Device internal reset state | Run mode or Sleep mode state |  | mer mode, C mode, or p mode state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power supply unstable | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 |
| F | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | Sub crystal oscillator input pin/ <br> External sub clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| G | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | External sub clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | $\mathrm{Hi}-\mathrm{Z}$ / Internal input fixed at 0 |
|  | Sub crystal oscillator output pin | Hi-Z / <br> Internal input <br> fixed at 0/ <br> or Input <br> enable | Hi-Z / Internal input fixed at 0 | Hi-Z / Internal input fixed at 0 | Maintain previous state | Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at 0 | Maintain previous state/When oscillation stops*2, <br> Hi-Z / Internal input fixed at 0 |
| H | NMIX selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | Resource other than above selected <br> GPIO selected | Hi-Z | Hi-Z / <br> Input enabled | Hi-Z / <br> Input enabled |  |  | Hi-Z / Internal input fixed at 0 |
| I | JTAG <br> selected | Hi-Z | Pull-up / Input enabled | Pull-up / Input enabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled |  |  | $\mathrm{Hi}-\mathrm{Z}$ / Internal input fixed at 0 |



| 002000000 | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or Sleep mode state | Timer mode, RTC mode, or Stop mode state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 |
| N | Analog output selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | *3 | *4 |
|  | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled |  | Maintain previous state | Maintain previous state |
|  | Resource other than above selected | Hi-Z | Hi-Z / <br> Input enabled | Hi-Z / <br> Input enabled |  |  | Hi-Z / |
|  | GPIO selected |  |  |  |  |  |  |

*1: Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, Stop mode.
*2: Oscillation is stopped at Stop mode.
*3: Maintain previous state at timer mode. GPIO selected Internal input fixed at 0 at RTC mode, Stop mode.
*4: Maintain previous state at timer mode. Hi-Z/Internal input fixed at 0 at RTC mode, Stop mode.

## 12. Electrical Characteristics

### 12.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage*1, *2 | Vcc | Vss - 0.5 | $\mathrm{V}_{\text {Ss }}+6.5$ | V |  |
| Analog power supply voltage*1,*3 | AVcc | Vss -0.5 | $\mathrm{V}_{\text {SS }}+6.5$ | V |  |
| Analog reference voltage*1,*3 | AVRH | Vss - 0.5 | $V_{\text {ss }}+6.5$ | V |  |
| Input voltage*1 | VI | Vss - 0.5 | $\begin{aligned} & V_{C C}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \\ & \hline \end{aligned}$ | V |  |
|  |  | Vss - 0.5 | $\mathrm{V}_{\mathrm{ss}}+6.5$ | V | 5 V tolerant |
| Analog pin input voltage*1 | VIA | Vss - 0.5 | $\begin{gathered} \mathrm{AV}_{\mathrm{cc}}+0.5 \\ (\leq 6.5 \mathrm{~V}) \\ \hline \end{gathered}$ | V |  |
| Output voltage*1 | Vo | Vss - 0.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \end{aligned}$ | V |  |
| Clamp maximum current | Iclamp | -2 | +2 | mA | *7 |
| Clamp total maximum current | $\Sigma$ [Iclamp] |  | +20 | mA | *7 |
| L level maximum output current*4 | loz | - | 10 | mA | 4 mA type |
|  |  |  | 20 | mA | 12 mA type |
| L level average output current*5 | lolav | - | 4 | mA | 4 mA type |
|  |  |  | 12 | mA | 12 mA type |
| L level total maximum output current | EloL | - | 100 | mA |  |
| L level total average output current*6 | $\sum \mathrm{loLAV}$ | - | 50 | mA |  |
| H level maximum output current*4 | Іон | - | -10 | mA | 4 mA type |
|  |  |  | -20 | mA | 12 mA type |
| H level average output current*5 | Iohav | - | -4 | mA | 4 mA type |
|  |  |  | -12 | mA | 12 mA type |
| H level total maximum output current | $\sum$ Іон | - | - 100 | mA |  |
| H level total average output current*6 | $\sum$ lohav | - | - 50 | mA |  |
| Power consumption | PD | - | 350 | mW |  |
| Storage temperature | TStG | - 55 | + 150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: These parameters are based on the condition that $\mathrm{V}_{\mathrm{ss}}=\mathrm{AV}$ ss $=0.0 \mathrm{~V}$.
*2: Vcc must not drop below $\mathrm{V}_{\mathrm{ss}}-0.5 \mathrm{~V}$.
*3: Ensure that the voltage does not exceed $\mathrm{V} c \mathrm{c}+0.5 \mathrm{~V}$, for example, when the power is turned on.
*4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
*5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.
*6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms .
*7:

- See List of Pin Functions and I/O Circuit Type about +B input available pin.
- Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the $+B$ signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if $a+B$ signal is input when the device power supply is off (not fixed at 0 V ), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



## WARNING:

- Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
Do not exceed any of these ratings.


### 12.2 Recommended Operating Conditions

| Parameter |  | Symbol | Conditions | $\left(\mathrm{V}_{\text {Ss }}=\mathrm{AV}^{\text {Ss }}=\mathrm{AVRL}=0.0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Value |  | Unit | Remarks |  |
|  |  | Min |  |  |  | Max |  |
| Power supply voltage |  |  | Vcc | - | 2.7*2 | 5.5 | V |  |  |
| Analog power supply voltage |  |  | $\mathrm{AV}_{\mathrm{cc}}$ | - | 2.7 | 5.5 | V | $\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}$ |  |
| Analog reference voltage |  | AVRH | - | 2.7 | $\mathrm{AV}_{\mathrm{cc}}$ | V |  |  |
|  |  | AVRL | - | $\mathrm{AV}_{\text {SS }}$ | $\mathrm{AV}_{\text {SS }}$ | V |  |  |
| Smoothing capacitor |  | Cs | - | 1 | 10 | $\mu \mathrm{F}$ | For Regulator*1 |  |
| Operating temperature | $\begin{aligned} & \text { LQG064, } \\ & \text { LQC052, } \\ & \text { LQD064, } \end{aligned}$ | $\mathrm{T}_{\text {A }}$ | When mounted on four-layer PCB | -40 | + 105 | ${ }^{\circ} \mathrm{C}$ |  |  |
|  | LQA048, WNS064, WNY048 |  | When mounted on double-sided single-layer PCB | -40 | + 85 | ${ }^{\circ} \mathrm{C}$ |  |  |

*1: See C Pin in Handling Devices for the connection of the smoothing capacitor.
*2: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

## WARNING:

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
Any use of semiconductor devices will be under their recommended operating condition.
Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
No warranty is made with respect to any use, operating conditions, or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.


### 12.3 DC Characteristics

12.3.1 Current Rating

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{VC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \text { SS }=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ | Max |  |  |
| Run mode current | Icc | VCC | PLL <br> Run mode | CPU: 40 MHz , <br> Peripheral: 40 MHz <br> Instruction on Flash | 15.5 | 16 | mA | *1, *5 |
|  |  |  |  | CPU: 40 MHz , <br> Peripheral: the clock stops NOP operation Instruction on Flash | 9 | 10.6 | mA | *1, *5 |
|  |  |  |  | CPU: 40 MHz , <br> Peripheral: 40 MHz Instruction on RAM | 14 | 15 | mA | *1 |
|  |  |  | High-speed CR Run mode | CPU/ Peripheral: $4 \mathrm{MHz}^{* 2}$ Instruction on Flash | 1.7 | 3.0 | mA | *1 |
|  |  |  | Sub <br> Run mode | CPU/ Peripheral: 32 kHz Instruction on Flash | 63 | 900 | $\mu \mathrm{A}$ | *1, *6 |
|  |  |  | Low-speed CR Run mode | CPU/ Peripheral: 100 kHz Instruction on Flash | 88 | 920 | $\mu \mathrm{A}$ | *1 |
| Sleep mode current | Iccs |  | PLL Sleep mode | Peripheral: 40 MHz | 9 | 12 | mA | *1, *5 |
|  |  |  | High-speed CR Sleep mode | Peripheral: $4 \mathrm{MHz}{ }^{* 2}$ | 1 | 2.1 | mA | *1 |
|  |  |  | Sub Sleep mode | Peripheral: 32 kHz | 58 | 880 | $\mu \mathrm{A}$ | *1, *6 |
|  |  |  | Low-speed CR Sleep mode | Peripheral: 100 kHz | 71 | 890 | $\mu \mathrm{A}$ | *1 |

*1: When all ports are fixed.
*2: When setting it to 4 MHz by trimming.
*3: $\mathrm{T}_{\mathrm{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}}$
*4: $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$
*5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)
$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{Cc}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ | Max |  |  |
| Timer mode current | Icct | VCC | Main | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 1.8 | 2.1 | mA | *1 |
|  |  |  | Timer mode | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ When LVD is off | - | 2.7 | mA | *1 |
|  | Icct |  | Sub | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ When LVD is off | 13 | 44 | $\mu \mathrm{A}$ | *1 |
|  |  |  | Timer mode | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ When LVD is off | - | 730 | $\mu \mathrm{A}$ | *1 |
| RTC mode current | ICCR |  | RTC mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ When LVD is off | 10 | 38 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ When LVD is off | - | 570 | $\mu \mathrm{A}$ | *1 |
| Stop mode current | Icch |  | Stop mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ When LVD is off | 9 | 32 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C},$ <br> When LVD is off | - | 540 | $\mu \mathrm{A}$ | *1 |

*1: When all ports are fixed.
*2: Vcc=5.5 V
*3: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*4: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

## LVD current

$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Low-Voltage detection | Icclvd | VCC | At operation for reset $\mathrm{Vcc}=5.5 \mathrm{~V}$ | 0.13 | 0.3 | $\mu \mathrm{A}$ | At not detect |
| power supply current |  |  | At operation for interrupt $\mathrm{Vcc}=5.5 \mathrm{~V}$ | 0.13 | 0.3 | $\mu \mathrm{A}$ | At not detect |

## Flash memory current

$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin <br> name | Conditions | Value |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash <br> memory <br> write/erase <br> current | ICCFLASH | VCC | At Write/Erase | 9.5 | 11.2 | mA |  |

## A/D convertor current

$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin <br> name | Conditions |  | Value |  | Unit |
| :--- | :--- | :---: | :--- | :---: | :---: | :---: | :---: | Remarks

## D/A convertor current

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Power supply current | Idda | AVCC | At operation $\mathrm{AV} \mathrm{cc}=3.3 \mathrm{~V}$ | 315 | 380 | $\mu \mathrm{A}$ | * |
|  | IDSA |  | At operation $\mathrm{AV}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 475 | 580 | $\mu \mathrm{A}$ | * |
|  |  |  | At stop | - | 8 | $\mu \mathrm{A}$ | * |

*: No-load
12.3.2 Pin Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{VC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| H level input voltage (hysteresis input) | $\mathrm{V}_{\text {IHS }}$ | CMOS hysteresis input pin, MD0, MD1 | - | $\mathrm{Vcc} \times 0.8$ | - | $\mathrm{Vcc}+0.3$ | V |  |
|  |  | 5V tolerant input pin | - | $V_{C C} \times 0.8$ | - | VSS +5.5 | V |  |
| L level input voltage (hysteresis input) | VILS | CMOS <br> hysteresis input pin, MD0, MD1 | - | Vss - 0.3 | - | $V_{C C} \times 0.2$ | V |  |
|  |  | 5 V <br> tolerant input pin | - | Vss - 0.3 | - | $\mathrm{V}_{\mathrm{cc}} \times 0.2$ | V |  |
| H level output voltage | Vон | 4 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{IOH}=-4 \mathrm{~mA} \end{aligned}$ | Vcc - 0.5 | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
|  |  | 12mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{IOH}=-12 \mathrm{~mA} \end{aligned}$ | Vcc-0.5 | - | Vcc | V |  |
|  |  |  | $\begin{aligned} & \mathrm{VCc}<4.5 \mathrm{~V}, \\ & \mathrm{IOH}=-8 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
| L level output voltage | Vol | 4mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{loL}=4 \mathrm{~mA} \\ & \hline \mathrm{~V}_{\mathrm{CC}}<4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{CL}}=2 \mathrm{~mA} \end{aligned}$ | Vss | - | 0.4 | V |  |
|  |  | 12mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{loL}=12 \mathrm{~mA} \end{aligned}$ | Vss | - | 0.4 | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}, \\ & \mathrm{loL}_{2}=8 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
| Input leak current | IIL | - | - | - 5 | - | + 5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance value | Rpu | Pull-up pin | $\mathrm{V}_{C C} \geq 4.5 \mathrm{~V}$ | 33 | 50 | 90 | k $\Omega$ |  |
|  |  |  | $\mathrm{Vcc}<4.5 \mathrm{~V}$ | - | - | 180 |  |  |
| Input capacitance | CIn | Other than VCC, VSS, AVCC, AVSS, AVRH, AVRL | - | - | 5 | 15 | pF |  |

### 12.4 AC Characteristics

### 12.4.1 Main Clock Input Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CH}}$ | $\begin{aligned} & \mathrm{X0} \\ & \mathrm{X} 1 \end{aligned}$ | $\mathrm{V}_{C C} \geq 4.5 \mathrm{~V}$ | 4 | 48 | MHz | When crystal oscillator is connected |
|  |  |  | $\mathrm{V}_{c c}<4.5 \mathrm{~V}$ | 4 | 20 |  |  |
|  |  |  | - | 4 | 48 | MHz | When using external Clock |
| Input clock cycle | tcylh |  | - | 20.83 | 250 | ns | When using external Clock |
| Input clock pulse width | - |  | PWH/tcYLH, PWL/tcylh | 45 | 55 | \% | When using external Clock |
| Input clock rising time and falling time | tcf, tcr |  | - | - | 5 | ns | When using external Clock |
| Internal operating clock frequency ${ }^{* 1}$ | fСm | - | - | - | 40 | MHz | Master clock |
|  | fcc | - | - | - | 40 | MHz | Base clock (HCLK/FCLK) |
|  | fCP0 | - | - | - | 40 | MHz | APB0 bus clock*2 |
|  | $\mathrm{f}_{\mathrm{CP} 1}$ | - | - | - | 40 | MHz | APB1 bus clock*2 |
|  | fCP2 | - | - | - | 40 | MHz | APB2 bus clock*2 |
| Internal operating clock cycle time* ${ }^{*}$ | teycc | - | - | 25 | - | ns | Base clock (HCLK/FCLK) |
|  | tcycpo | - | - | 25 | - | ns | APB0 bus clock*2 |
|  | tCYCP1 | - | - | 25 | - | ns | APB1 bus clock*2 |
|  | tcyCP | - | - | 25 | - | ns | APB2 bus clock*2 |

*1: For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
*2: For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.

12.4.2 Sub Clock Input Characteristics

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CL}}$ | $\begin{aligned} & \mathrm{X0A}, \\ & \mathrm{X} 1 \mathrm{~A} \end{aligned}$ | - | - | 32.768 | - | kHz | When crystal oscillator is connected |
|  |  |  | - | 32 | - | 100 | kHz | When using external clock |
| Input clock cycle | tcyLL |  | - | 10 | - | 31.25 | $\mu \mathrm{s}$ | When using external clock |
| Input clock pulse width | - |  | Pwh/tcyLL, PWL/tcyLl | 45 | - | 55 | \% | When using external clock |

*: See Sub crystal oscillator in Handling Devices for the crystal oscillator used.


### 12.4.3 Built-in CR Oscillation Characteristics

## Built-in High-speed CR

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{Ss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | fcRH | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{cc}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 3.92 | 4 | 4.08 | MHz | When trimming*1 |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{cc}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 3.9 | 4 | 4.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 3.88 | 4 | 4.12 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.94 | 4 | 4.06 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.92 | 4 | 4.08 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{cc} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.9 | 4 | 4.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \\ & \hline \end{aligned}$ | 3.88 | 4 | 4.12 |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 2.8 | 4 | 5.2 |  | When not trimming |
| Frequency stabilization time | tcrwt | - | - | - | 30 | $\mu \mathrm{s}$ | *2 |

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.
*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock.
After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

## Built-in Low-speed CR

$$
\left(\mathrm{V} C \mathrm{CC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max |  |  |  |
| Clock frequency | fCRL |  | 50 | 100 | 150 | kHz |  |

12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL)
$\left(\mathrm{V} C \mathrm{C}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time*1 (LOCK UP time) | tıock | 100 | - | - | $\mu \mathrm{S}$ |  |
| PLL input clock frequency | fpLLI | 4 | - | 16 | MHz |  |
| PLL multiplication rate | - | 5 | - | 37 | multiplier |  |
| PLL macro oscillation clock frequency | fpLLO | 75 | - | 150 | MHz |  |
| Main PLL clock frequency*2 | fclkpll | - | - | 40 | MHz |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

### 12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time*1 <br> (LOCK UP time) | tLock | 100 | - | - | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | fpLLI | 3.8 | 4 | 4.2 | MHz |  |
| PLL multiplication rate | - | 19 | - | 35 | multiplier |  |
| PLL macro oscillation clock frequency | fPLLO | 72 | - | 150 | MHz |  |
| Main PLL clock frequency*2 | fCLKPLL | - | - | 40 | MHz |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
Note:

- Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.
When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



### 12.4.6 Reset Input Characteristics

| $\left(\mathrm{V} C \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}$ SS $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
|  |  |  |  | Min | Max |  |  |
| Reset input time | tinitx | INITX | - | 500 | - | ns |  |

### 12.4.7 Power-on Reset Timing

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Power supply shut down time | toff | VCC | - | 1 | - | - | ms | *1 |
| Power ramp rate | dV/dt |  | Vcc:0.2 V to 2.7 V | 1.2 | - | 1000 | $\mathrm{mV} / \mu \mathrm{s}$ | *2 |
| Time until releasing Power-on reset | tPRT |  | - | 0.34 | - | 3.15 | ms |  |

*1: Vcc must be held below 0.2 V for minimum period of toff. Improper initialization may occur if this condition is not met.
*2: This $\mathrm{dV} / \mathrm{dt}$ characteristic is applied at the power-on of cold start (toff> 1 ms ).

Note:

- If toff cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12. 4. 6.



## Glossary

VDH: detection voltage of Low Voltage detection reset. See "12.7 Low-Voltage Detection Characteristics"

### 12.4.8 Base Timer Input Timing

## Timer input timing

$\left(\mathrm{V}\right.$ CC $=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | ttiwh, ttiwl | TIOAn/TIOBn (when using as ECK, TIN) | - | 2tcycp | - | ns |  |



## Trigger input timing

$\left(\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | ttrgh, ttrgl | TIOAn/TIOBn (when using as TGIN) | - | 2tcycp | - | ns |  |

$\square$

## Note:

- tcycpindicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.

### 12.4.9 CSIO/UART Timing

CSIO (SPI = 0, SCINV = 0)

| Parameter | Symbol | Pin name | Conditions | Vcc < 4.5 V |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 8 | - | 8 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tsLovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivSH | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | tshixI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock L pulse width | tsLSH | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tsHSL | SCKx |  | tCYCP + 10 | - | tCYCP + 10 | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivSHE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | tsHIXE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- $\quad$ These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.




## CSIO (SPI = 0, SCINV = 1)

$$
\left(\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | $\mathrm{Vcc}<4.5 \mathrm{~V}$ |  | $\mathrm{Vcc} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 8 | - | 8 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tıvsLI | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tslixı | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock L pulse width | tsLSH | SCKx | Slave mode | 2tcycp-10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tshSL | SCKx |  | tCYCP + 10 | - | tCYCP + 10 | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tivsLE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsLIXE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

Notes:

- The above characteristics apply to clock synchronous mode.
- toycp indicates the APB bus clock cycle time.
- $\quad$ About the $A P B$ bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- $\quad$ These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.


$\operatorname{CSIO}(S P I=1, S C I N V=0)$
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 8 | - | 8 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tivsLı | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsuxi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\downarrow$ delay time | tsovLI | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | 2tcycp - 30 | - | 2tcycp - 30 | - | ns |
| Serial clock L pulse width | tsLSH | SCKx | Slave mode | 2tcycp-10 | - | 2tcycp-10 | - | ns |
| Serial clock H pulse width | tshSL | SCKx |  | tçCP + 10 | - | tCYCP + 10 | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tivsLE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsLIXE | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.


CSIO (SPI = 1, SCINV = 1)

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Baud rate | - | - | - | - | 8 | - | 8 | Mbps |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4tcycp | - | 4tcycp | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tstovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | tsHIXI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\uparrow$ delay time | tsovil | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | 2tcycp - 30 | - | 2tcycp - 30 | - | ns |
| Serial clock L pulse width | tsLSH | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | tsHSL | SCKx |  | tCYCP + 10 | - | tCYCP + 10 | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | tshixe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $t_{F}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- $\quad$ About the $A P B$ bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.


UART external clock input (EXT =1)

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Serial clock L pulse width | tsLSH | $\mathrm{CLL}_{\mathrm{L}}=30 \mathrm{pF}$ | tcYCP + 10 | - | ns |  |
| Serial clock H pulse width | tshSL |  | tcycp + 10 | - | ns |  |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ |  | - | 5 | ns |  |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ |  | - | 5 | ns |  |

SCK



MB9A120L Series
12.4.10 External Input Timing
$\left(\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | tinh, tinl | ADTG | - | 2 tcycp* $^{* 1}$ | - | ns | A/D converter trigger input |
|  |  | FRCKx |  |  |  |  | Free-run timer input clock |
|  |  | ICxx |  |  |  |  | Input capture |
|  |  | DTTIxX | - | 2tcycp* ${ }^{\text {* }}$ | - | ns | Waveform enerator |
|  |  | IGTRG | - | $2 \mathrm{tcycP*}$ | - | ns | PPG IGBT mode |
|  |  | INTxx, NMIX | *2 | $2 \mathrm{tcycp}+100^{* 1}$ | - | ns | External interrupt, NMI |
|  |  |  | *3 | 500 | - | ns |  |

*1: tcycp indicates the APB bus clock cycle time.
About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see Block Diagram in this data sheet.
*2: When in Run mode, in Sleep mode.
*3: When in stop mode, in RTC mode, in timer mode.


### 12.4.11 ${ }^{2} C$ Timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Standard-mode |  | Fast-mode |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| SCL clock frequency | fsCL | $\begin{aligned} & C \mathrm{~L}=30 \mathrm{pF}, \\ & R= \\ & (\mathrm{Vp} / \mathrm{loL})^{\star 1} \end{aligned}$ | 0 | 100 | 0 | 400 | kHz |  |
| (Repeated) Start condition hold time $\mathrm{SDA} \downarrow \rightarrow \mathrm{SCL} \downarrow$ | thdsta |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| SCLclock L width | tıow |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| SCLclock H width | tHIGH |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| (Repeated) Start condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$ | tsusta |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | thdoat |  | 0 | 3.45*2 | 0 | 0.9*3 | $\mu \mathrm{s}$ |  |
| Data setup time SDA $\downarrow \uparrow \rightarrow \mathrm{SCL} \uparrow$ | tsudat |  | 250 | - | 100 | - | ns |  |
| STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$ | tsusto |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| Bus free time between Stop condition and Start condition | tbuF |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| Noise filter | tsp | - | 2 tcycp*4 | - | 2 tcycp $^{* 4}$ | - | ns |  |

*1: $R$ and $C_{L}$ represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively.
Vp indicates the power supply voltage of the pull-up resistor and lol indicates Vol guaranteed current.
*2: The maximum thdDat must satisfy that it does not extend at least L period (thow) of device's SCL signal.
*3: A Fast-mode $I^{2} \mathrm{C}$ bus device can be used on a Standard-mode $\mathrm{I}^{2} \mathrm{C}$ bus system as long as the device satisfies the requirement of tsudat $\geq 250$ ns.
*4: tcycp is the APB bus clock cycle time.
About the APB bus number that $I^{2} \mathrm{C}$ is connected to, see Block Diagram in this data sheet.
To use Standard-mode, set the APB bus clock at 2 MHz or more.
To use Fast-mode, set the APB bus clock at 8 MHz or more.

SDA

SCL


$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Conditions | Min | Max |  |  |
| TMS, TDI setup time | tJtags | TCK, TMS, TDI | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ | 15 | - | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  |  |  |  |
| TMS, TDI hold time | tJtagh | TCK, TMS, TDI | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ | 15 | - | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  |  |  |  |
| TDO delay time | tJtagd | TCK, TDO | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ | - | 25 | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ | - | 45 |  |  |

## Note:

- When the external load capacitance $C_{L}=30 \mathrm{pF}$.



### 12.5 12-bit A/D Converter

## Electrical characteristics for the A/D converter

$$
\left(\mathrm{V}_{\mathrm{cc}}=\mathrm{AV} \mathrm{VCC}^{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \text { SS }=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | - | 12 | bit |  |
| Integral Nonlinearity | - | - | - | $\pm 2.0$ | $\pm 4.5$ | LSB | $\begin{aligned} & \text { AVRH }= \\ & 2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |
| Differential Nonlinearity | - | - | - | $\pm 1.5$ | $\pm 2.5$ | LSB |  |
| Zero transition voltage | V ${ }_{\text {zT }}$ | ANxx | - | $\pm 8$ | $\pm 15$ | mV |  |
| Full-scale transition voltage | V FST | ANxx | - | AVRH $\pm 8$ | AVRH $\pm 15$ | mV |  |
| Conversion time | - | - | $0.8{ }^{* 1}$ | - | - | $\mu \mathrm{s}$ | $\mathrm{AV}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |
|  |  |  | 1.0*1 | - | - | $\mu \mathrm{S}$ | $\mathrm{AV}_{\mathrm{CC}}<4.5 \mathrm{~V}$ |
| Sampling time*2 | ts | - | 0.24 | - | 10 | $\mu \mathrm{s}$ |  |
| Compare clock cycle*3 | tcck | - | 40 | - | 1000 | ns |  |
| State transition time to operation permission | tstt | - | - | - | 1.0 | $\mu \mathrm{S}$ |  |
| Analog input capacity | CAIN | - | - | - | 9.7 | pF |  |
| Analog input resistor | Rain | - | - | - | 1.5 | k $\Omega$ | $\mathrm{AV}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |
|  |  |  |  |  | 2.2 |  | $\mathrm{AV}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| Analog port input leak current | - | ANxx | - | - | 5 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANxx | AVRL | - | AVRH | V |  |
| Reference voltage | - | AVRH | 2.7 | - | $\mathrm{AV}_{\text {cc }}$ | V |  |
|  |  | AVRL | $\mathrm{AV}_{\text {ss }}$ | - | $\mathrm{AV}_{\text {Ss }}$ |  |  |

*1: The conversion time is the value of sampling time (ts) + compare time (tc).
The condition of the minimum conversion time is the following.
$\mathrm{AV} \mathrm{cc} \geq 4.5 \mathrm{~V}, \mathrm{HCLK}=25 \mathrm{MHz} \quad$ sampling time: 240 ns , compare time: 560 ns
$\mathrm{AV} \mathrm{Vc}<4.5 \mathrm{~V}, \mathrm{HCLK}=40 \mathrm{MHz}$ sampling time: 300 ns , compare time: 700 ns
Ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tcck).
For setting of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.
The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.
For the number of the APB bus to which the A/D Converter is connected, see Block Diagram.
The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.
*2: A necessary sampling time changes by external impedance.
Ensure that it sets the sampling time to satisfy (Equation 1).
*3: The compare time (tc) is the value of (Equation 2).

(Equation 1) $\mathrm{ts} \geq\left(\mathrm{R}_{\mathrm{AIN}}+\mathrm{R}_{\mathrm{EXT}}\right) \times \mathrm{C}_{\text {AIN }} \times 9$
ts: Sampling time
$R_{\text {AIN }}: \quad$ Input resistor of $A / D=1.3 \mathrm{k} \Omega$ at $4.5 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ ch. 0 to ch.2, ch. 4 , ch. 5
Input resistor of $A / D=1.5 \mathrm{k} \Omega$ at $4.5 \mathrm{~V} \leq \mathrm{AV} \mathrm{Cc} \leq 5.5 \mathrm{~V}$ ch. 12 to ch. 14
Input resistor of $\mathrm{A} / \mathrm{D}=1.9 \mathrm{k} \Omega$ at $2.7 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{cc}}<4.5 \mathrm{~V}$ ch. 0 to ch.2, ch.4, ch. 5
Input resistor of $\mathrm{A} / \mathrm{D}=2.2 \mathrm{k} \Omega$ at $2.7 \mathrm{~V} \leq \mathrm{AVcc}<4.5 \mathrm{~V}$ ch. 12 to ch. 14
Cain: $\quad$ Input capacity of $A / D=9.7 \mathrm{pF}$ at $2.7 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$
Rext: Output impedance of external circuit
(Equation 2) tc $=$ tcck $\times 14$
tc: Compare time
tcck: Compare clock cycle

## Definition of 12-bit A/D Converter Terms

- Resolution:
- Integral Nonlinearity:
- Differential Nonlinearity:

Analog variation that is recognized by an $A / D$ converter.
Deviation of the line between the zero-transition point (0b000000000000 $\longrightarrow$ 0b000000000001) and the full-scale transition point (Ob111111111110 $\longleftrightarrow$ Ob111111111111) from the actual conversion characteristics.
Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.


### 12.6 10-bit D/A Converter

Electrical Characteristics for the D/A Converter

$$
\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{VC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | DAx | - | - | 10 | bit |  |
| Conversion time | tc20 |  | 0.47 | 0.58 | 0.69 | $\mu \mathrm{S}$ | Load 20 pF |
|  | tc100 |  | 2.37 | 2.90 | 3.43 | $\mu \mathrm{S}$ | Load 100 pF |
| Integral Nonlinearity | INL |  | -4.0 | - | + 4.0 | LSB | * |
| Differential Nonlinearity | DNL |  | -0.9 | - | + 0.9 | LSB | * |
| Output Voltage offset | Voff |  | - | - | 10.0 | mV | Code is $0 \times 000$ |
|  |  |  | -20.0 | - | + 5.4 | mV | Code is $0 \times 3 \mathrm{FF}$ |
| Analog output impedance | Ro |  | 3.10 | 3.80 | 4.50 | k $\Omega$ | D/A operation |
|  |  |  | 2.0 | - | - | $\mathrm{M} \Omega$ | D/A stop |
| Output undefined period | $\mathrm{t}_{\mathrm{R}}$ |  | - | - | 70 | ns |  |

*: No-load

### 12.7 Low-Voltage Detection Characteristics

### 12.7.1 Low-Voltage Detection Reset

$$
\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | SVHR*1 $=00000$ | 2.25 | 2.45 | 2.65 | V | When voltage drops |
| Released voltage | VDH |  | 2.30 | 2.50 | 2.70 | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00001$ | 2.39 | 2.60 | 2.81 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00010$ | 2.48 | 2.70 | 2.92 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00011$ | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR = 0000 value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00100$ | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00101$ | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR = 0000 value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00110$ | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH |  | Sam | as SVHR | $=0000$ value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=00111$ | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH |  | Sam | as SVH | $=0000$ value | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{* 1}=01000$ | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH |  | Sam | as SVH | $=0000$ value | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=01001$ | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR = 0000 value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR*1 $=01010$ | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| LVD stabilization wait time | tıvDw | - | - | - | $8160 \times$ tcycp $^{*}{ }^{2}$ | $\mu \mathrm{S}$ |  |
| LVD detection delay time | tıvodL | - | - | - | 200 | $\mu \mathrm{S}$ |  |

*1: SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR $=00000$ by low voltage detection reset.
*2: tcycp indicates the APB2 bus clock cycle time.
12.7.2 Interrupt of Low-Voltage Detection

$$
\left(T_{A}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | SVHI = 00011 | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH |  | 2.67 | 2.90 | 3.13 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00100$ | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH |  | 2.85 | 3.10 | 3.35 | V | When voltage rises |
| Detected voltage | VDL | SVHI = 00101 | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH |  | 3.04 | 3.30 | 3.56 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00110$ | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH |  | 3.40 | 3.70 | 4.00 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00111$ | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH |  | 3.50 | 3.80 | 4.10 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01000$ | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH |  | 3.77 | 4.10 | 4.43 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01001$ | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH |  | 3.86 | 4.20 | 4.54 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01010$ | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH |  | 3.96 | 4.30 | 4.64 | V | When voltage rises |
| LVD stabilization wait time | tıvdw | - | - | - | $8160 \times$ tcycp* | $\mu \mathrm{s}$ |  |
| LVD detection delay time | tıvdDL | - | - | - | 200 | $\mu \mathrm{s}$ |  |

[^1]
### 12.8 Flash Memory Write/Erase Characteristics

### 12.8.1 Write / Erase time

$\left(\mathrm{Vcc}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Value |  | Unit | Remarks |  |
| :--- | :---: | :---: | :---: | :--- | :---: |
|  | Typ | Max |  |  |  |
| Sector erase time | 0.3 | 0.7 | s | Includes write time prior to internal erase |  |
| Half word (16-bit) write time | 16 | 282 | $\mu \mathrm{~s}$ | Not including system-level overhead time |  |
| Chip erase time | 2.4 | 5.6 | s | Includes write time prior to internal erase |  |

*: The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.
12.8.2 Write cycles and data hold time

| Erase/write cycles (cycle) | Data hold time (year) | Remarks |
| :--- | :---: | :--- |
| 1,000 | $20^{*}$ |  |
| 10,000 | $10^{*}$ |  |

*: At average $+85^{\circ} \mathrm{C}$

### 12.9 Return Time from Low-Power Consumption Mode

### 12.9.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

## Return Count Time

$\left(\mathrm{Vcc}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max* |  |  |
| Sleep mode | ticnt | tcycc |  | $\mu \mathrm{s}$ |  |
| High-speed CR Timer mode, Main Timer mode, PLL Timer mode |  | 43 | 83 | $\mu \mathrm{s}$ |  |
| Low-speed CR Timer mode |  | 310 | 620 | $\mu \mathrm{s}$ |  |
| Sub Timer mode |  | 534 | 724 | $\mu \mathrm{s}$ |  |
| RTC mode, Stop mode |  | 278 | 479 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.

## Operation example of return from Low-Power consumption mode (by external interrupt*)


*: External interrupt is set to detecting fall edge.

## Operation example of return from Low-Power consumption mode (by internal resource interrupt*)


*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- $\quad$ The return factor is different in each Low-Power consumption modes.

See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.


### 12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

## Return Count Time

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max* |  |  |
| Sleep mode | trCNT | 149 | 264 | $\mu \mathrm{s}$ |  |
| High-speed CR Timer mode, Main Timer mode, PLL Timer mode |  | 149 | 264 | $\mu \mathrm{S}$ |  |
| Low-speed CR Timer mode |  | 318 | 603 | $\mu \mathrm{S}$ |  |
| Sub Timer mode |  | 308 | 583 | $\mu \mathrm{s}$ |  |
| RTC/Stop mode |  | 248 | 443 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.

## Operation example of return from Low-Power consumption mode (by INITX)



Operation example of return from low power consumption mode (by internal resource reset*)

*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- $\quad$ The return factor is different in each Low-Power consumption modes.

See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
- $\quad$ The time during the power-on reset/low-voltage detection reset is excluded. See (12.4.7) Power-on Reset Timing in 12.4 AC Characteristics in Electrical Characteristics for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.


## 13. Ordering Information

| Part number | On-chip <br> Flash <br> memory | On-chip <br> SRAM | Package | Packing |
| :--- | :---: | :---: | :---: | :---: |
| MB9AF121KWQN-G-JNE2 | 64 Kbyte | 4 Kbyte | Plastic $\cdot$ QFN <br> $(0.5$ mm pitch), 48-pin <br> (WNY048) |  |
| MB9AF121KPMC-G-JNE2 | 64 Kbyte | 4 Kbyte | Plastic $\cdot$ LQFP <br> $(0.5$ mm pitch), 48-pin <br> (LQA048) |  |
| MB9AF121KPMC1-G-JNE2 | 64 Kbyte | 4 Kbyte | Plastic $\cdot$ LQFP <br> $(0.65$ mm pitch), 52-pin <br> (LQC052) | Tray |
| MB9AF121LPMC1-G-JNE2 | 64 Kbyte | 4 Kbyte | Plastic $\cdot$ LQFP <br> $(0.5$ mm pitch), 64-pin <br> (LQD064) |  |
| MB9AF121LPMC-G-JNE2 | 64 Kbyte | 4 Kbyte | Plastic $\cdot$ LQFP <br> $(0.65$ mm pitch), 64-pin <br> (LQG064) |  |

## 14. Package Dimensions

| Package Type | Package Code |
| :---: | :---: |
| LQFP 64 | LQD064 |



| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.15 | - | 0.27 |
| c | 0.09 | - | 0.20 |
| D | 12.00 BSC. |  |  |
| D1 | 10.00 BSC. |  |  |
| e | 0.50 BSC |  |  |
| E | 12.00 BSC. |  |  |
| E1 | 10.00 BSC. |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
B. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
3. TO BE DETERMINED AT SEATING PLANE C.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.

ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
6. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
亿regardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
8. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT
今 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
10. $A 1$ I I DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| LQFP 64 | LQG064 |



| SYMBOL | DIMENSION |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.27 | 0.32 | 0.37 |
| c | 0.09 | - | 0.20 |
| D | 14.00 BSC |  |  |
| D1 | 12.00 BSC |  |  |
| e | 0.65 BSC |  |  |
| E | 14.00 BSC |  |  |
| E1 | 12.00 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
4. TO BE DETERMINED AT SEATING PLANE C.
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
6. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
Aregardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
7. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
9. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| LQFP 48 | LQA048 |




SIDE VIEW


DETAILA

| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.15 | - | 0.27 |
| c | 0.09 | - | 0.20 |
| D | 9.00 BSC |  |  |
| D1 | 7.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| E | 9.00 BSC |  |  |
| E1 | 7.00 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
4. TO BE DETERMINED AT SEATING PLANE C.
S. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
5. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST bE LOCATED WITHIN THE ZONE INDICATED.
今regardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY
6. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| LQFP 52 | LQC052 |



| SYMBOL | DIMENSION |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 1.70 |
| A1 | 0.00 | - | 0.20 |
| b | 0.265 | 0.30 | 0.365 |
| c | 0.09 | - | 0.20 |
| D | 12.00 BSC |  |  |
| D1 | 10.00 BSC |  |  |
| e | 0.65 BSC |  |  |
| E | 12.00 BSC |  |  |
| E1 | 10.00 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 0.30 | 0.50 | 0.70 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS
2. DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
3. DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H
4. TO BE DETERMINED AT SEATING PLANE C
S. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.

ALLOWABLE PROTRUSION IS 0.25 mm PRE SIDE.
DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE $H$.
6. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
今regardless of the relative size of the upper and lower body SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
8. DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08 mm . DAMBAR CANNOT BE LOCATED ON the lower radius or the lead foot.
合 these dimensions apply to the flat section of the lead BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP
10. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

| Package Type | Package Code |
| :---: | :---: |
| QFN 48 | WNY048 |



| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 0.80 |
| A1 | 0.00 | - | 0.05 |
| D | 7.00 BSC |  |  |
| E | 7.00 BSC |  |  |
| b | 0.18 | 0.25 | 0.30 |
| D2 | 4.65 BSC |  |  |
| E2 | 4.65 BSC |  |  |
| e | 0.50 BSC |  |  |
| c | 0.30 REF |  |  |
| L | 0.45 | 0.50 | 0.55 |

NOTE

1. AL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING CONFORMSTO ASME Y14.5-1994. 3. NISTHETOTALNUMBER OF TIRMINALS.
A. DIMENSION "b" APPLIESTO METALIZED TERMINAL AND ISMEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THEOTHEREND OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
S. ND REFRTOTHENUMBER OF TERMINALSON D ORESIDE.
3. MAX. PACKAGE WARPAGE 150.05 mm .
4. MAXIMUM AШOWABLEBURRS 150.076 mm IN ALL DIRECTIONS © PIN \# ID ON TOP WILL BE LOCATED WITHIN INDICATEDZONE.
QBILATERAL COPLANARTY ZONEAPPLIESTOTHE EXPOSEDHEAT SINK SLUG ASWELLASTHETERMINALS
5. JEDEC SPECIFICATION NO. REF : N/A

| Package Type | Package Code |
| :---: | :---: |
| QFN 64 | WNS064 |



| SYMBOL | DIMENSIONS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | - | - | 0.80 |
| A1 | 0.00 | - | 0.05 |
| D | 9.00 BSC |  |  |
| E | 9.00 BSC |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D2 | 7.20 BSC |  |  |
| E2 | 7.20 BSC |  |  |
| e | 0.50 BSC |  |  |
| C | 0.50 REF |  |  |
| L | 0.35 | 0.40 | 0.45 |

NOTE

1. AL DIMENSIONS AREIN MILMMETERS.
2. DIMENSIONING AND TOLERANGING CONFORMSTO ASME Y14.5-1994 3. NISTHETOTALNUMBER OFTERMINALS.

A DIMENSION "b"APPLIESTO METALIZED TERMINAL ANDISMEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUSON THEOTHEREND OFTHE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

SAN REFRTOTHENUMBEROF TERMINALSON DORESIDE.
6. MAX. PACKAGE WARPAGE IS 0.05 mm .
7. MAXIMUM AШOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS. ©PIN \# ID ONTOP WILLBELOCATED WITHIN INDICATEDZONE
Q BILATERAL COPLANARTY ZONEAPPLESTOTHE EXPOSEDHEAT SINK SLUG ASWEL ASTHE TERMINALS.
10. JEDEC SPECIFICATION NO. REF : N/A

## 15. Major Changes

Spansion Publication Number: MB9A120L_DS706-00064

| Page | Section | Change Results |
| :---: | :---: | :---: |
| Revision 0.1 |  |  |
| - | - | Initial release |
| Revision 0.2 |  |  |
| - | - | Company name and layout design change |
| Revision 1.0 |  |  |
| - | - | Preliminary $\rightarrow$ Full Production |
| 2 | Features | Revised ${ }^{2} \mathrm{C}$ operation mode name |
| 3 | Features | Revised the value of A/D conversion time |
| 4 | Features | Revised Channel number of MFT A/D activation compare |
| 6 | Product Lineup | - Added notes of Built-in high speed CR accuracy <br> - Revised channel number of MFT A/D activation compare |
| 17 | List Of Pin Function <br> - List of pin numbers | Corrected I/O circuit type of P80,P81,P82 |
| 29 | I/O Circuit Type | Added the remarks of type L |
| 37 | Block Diagram | Revised Channel number of MFT A/D activation compare |
| 47 | Electrical Characteristics <br> 2. Recommended Operating Conditions | Corrected the minimum value of AVRH voltage |
| 48,49 | Electrical Characteristics <br> 3.DC Characteristics <br> (1) Current Rating | Revised the values of "TBD" |
| 49 | Electrical Characteristics <br> 3.DC Characteristics (1) Current Rating <br> - A/D converter current | - Corrent the pin name of power supply current <br> - Added the at stop condition of power supply current <br> - Added the remark of reference power supply current |
| 55 | Electrical Characteristics <br> 3.AC Characteristics <br> (6)Power-on Reset Timing | Revised the values of "TBD" |
| 66 | Electrical Characteristics <br> 3.AC Characteristics (10) $I^{2} C$ Timing | - Revised ${ }^{2} \mathrm{C}$ operation mode name <br> - Revised the value of noise filter |
| 68 | Electrical Characteristics 5. 12-bit A/D Converter | - Revised the value of zero transition valtage and full-scale transiton valtage <br> - Revised the value of conversion time, sampling time, compare clock cycle <br> - Corrected the value of state transition time to operation permission <br> - Corrected the minimum value of AVRH voltage <br> - Revised the notes explanation <br> - Delete (Preliminary value) description |
| 71 | Electrical Characteristics 6. 10-bit D/A Converter | - Delete (Preliminary value) description |
| 72,73 | Electrical Characteristics <br> 7. Low-Voltage Detection Characteristics | - Corrected the values of SVHR and SVHI |
| 74 | Electrical Characteristics <br> 8. Flash Memory Write/Erase Characteristics | - Revised the values of "TBD" <br> - Revised the values of typical <br> - Revised the notes of Erase/write cycles and data hold time <br> - Delete (target value) description |
| 75,77 | Electrical Characteristics <br> 9. Return Time from Low-Power Consumption Mode | Revised the values of "TBD" |
| 84,85 | Package Dimensions | Added the figures of LCC-48P-M74 and LCC-64P-M25 |
| Revision 2.0 |  |  |
| 26 | I/O Circuit Type | Added about +B input |
| 39 | Memory Map <br> - Memory map(2) | Added the summary of Flash memory sector and the note |


| Page | Section | Change Results |
| :--- | :--- | :--- |
| 46,47 | Electrical Characteristics <br> 1. Absolute Maximum Ratings | - Added the Clamp maximum current <br> - Added about +B input |
| 48 | Electrical Characteristics <br> 2. Recommended Operation Conditions | Added the note about less than the minimum power supply <br> voltage |
| 49,50 | Electrical Characteristics <br> 3. DC Characteristics <br> (1) Current rating | - Changed the table format <br> - Added Main TIMER mode current |
| 56 | Electrical Characteristics <br> 4. AC Characteristics <br> (4-1) Operating Conditions of Main PLL <br> (4-2) Operating Conditions of Main PLL | Added the figure of Main PLL connection |
| 57 | Electrical Characteristics <br> 4. AC Characteristics <br> (6) Power-on Reset Timing | Electrical Characteristics <br> 4. AC Characteristics <br> (8) CSIO/UART Timing |
| 70 | Electrical Characteristics <br> 5. 12bit A/D Converter | Changed the figure of timing <br> - Modified from UART Timing to CSIO/UART Timing <br> - Changed from Internal shift clock operation to Master mode from External shift clock operation to Slave mode |
| 81 | Ordering Information | Added the typical value of Integral Nonlinearity, Differential <br> Nonlinearity, Zero transition voltage and Full-scale transition <br> voltage |

NOTE: Please see "Document History" about later revised information.

## Document History

## Document Title: MB9A120L Series 32-bit ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 FM3 Microcontroller

## Document Number: 002-05669

| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | - | AKIH | 03/31/2015 | Migrated to Cypress and assigned document number 002-05669. No change to document contents or format. |
| *A | 5168181 | AKIH | 03/28/2016 | Updated to Cypress format. |
| *B | 5658524 | YSKA | 03/13/2017 | Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rise time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and added some comments (Page 56) <br> Modified RTC description in "Features, Real-Time Clock(RTC)" as below <br> Changed starting count value from 01 to 00 . Deleted "second, or day of the week" in the Interrupt function (Page 2) <br> Added Notes for JTAG (Page 23), Changed "J-TAG" to" JTAG" in "4 List of Pin Functions" (Page 18) <br> Updated Package code and dimensions as follows (Page 7-12, 47, $80-86$ ) $\begin{array}{ll} \text { FPT-48P-M49 -> LQA048, } & \text { LCC-48P-M74 -> WNY048, } \\ \text { FPT-52P-M02 -> LQC052, } & \text { FPT-64P-M38 -> LQD064, } \\ \text { FPT-64P-M39 -> LQG064, } & \text { LCC-64P-M25 -> WNS064 } \end{array}$ <br> Added the Baud rate spec in "12.4.9 CSIO/UART Timing"(Page 58, 60, 62, 64) |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers
Automotive
Clocks \& Buffers
Interface
Internet of Things
Memory
Microcontrollers
PSoC
Power Management ICs
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/arm cypress.com/automotive
cypress.com/clocks cypress.com/interface
cypress.com/iot
cypress.com/memory
cypress.com/mcu
cypress.com/psoc
cypress.com/pmic
cypress.com/touch
cypress.com/usb
cypress.com/wireless

## PSoC ${ }^{\circledR}$ Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# Cypress Developer Community 

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

[^2]
[^0]:    *1: 5 V tolerant I/O, without PZR function
    *2: 5 V tolerant I/O, with PZR function

[^1]:    *: tcycp indicates the APB2 bus clock cycle time.

[^2]:    © Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software,
     code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

    TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
     is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

    Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

