## Description

The P9242-R is a highly integrated, magnetic induction, wireless power transmitter supporting up to 15W. The system-on-chip operates with an input voltage range of 4.25 V to 21 V .

The transmitter includes an industry-leading 32-bit ARM® Cortex®-M0 processor offering a high level of programmability while consuming extremely low standby power. The P9242-R features two LED outputs with pre-defined user-programmable blinking patterns, buzzer, and programmable over-current protection supporting a wide range of applications. The $I^{2} \mathrm{C}$ serial communication allows the user to read information such as voltage, current, frequency, and fault conditions. The P9242-R includes an under-voltage lockout and thermal management circuit to safe guard the device under fault conditions. Together with the P9221-R receiver ( $\mathrm{R}_{\mathrm{x}}$ ), the P9242-R is a complete wireless power system solution.

The P9242-R is available in a lead-free, space-saving 48-VFQFN package. The product is rated for a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range.

## Typical Applications

- Charging pad
- Accessories
- Cradle
- Tablets


## Features

- Power transfer up to 15 W
- Wide input voltage range: 4.25 V to 21 V
- WPC-1.2.2 compliant, MP-A2 coil configuration
- Integrated step-down switching regulator
- Embedded 32-bit ARM® Cortex®-M0 processor
- Integrated drivers for external power FETs
- Simultaneous voltage and current demodulation scheme for communication
- Integrated current sense amplifier
- Low standby power
- Dedicated remote temperature sensing
- Programmable current limit
- Power transfer LED indicator
- Foreign objects detection (FOD)
- Pre-defined user-programmable LED pattern
- Active-LOW enable pin for electrical on/off
- Over-current and over-temperature protection
- Supports $I^{2} \mathrm{C}$ interface
- -40 to $+85^{\circ} \mathrm{C}$ ambient operating temperature range
- 48 -VFQFN ( $6 \times 6 \mathrm{~mm}$ ) RoHS-compliant package


## Basic Application Circuit



## Contents

1. Pin Assignments ..... 5
2. Pin Descriptions ..... 6
3. Absolute Maximum Ratings ..... 8
4. Electrical Characteristics ..... 9
5. Typical Performance Characteristics ..... 11
6. Function Block Diagram ..... 13
7. Theory of Operation. .....  .14
7.1 Over-Current Limit - ILIM ..... 14
7.2 Enable Pin-EN ..... 14
7.3 Buzzer-BUZR ..... 14
7.4 Voltage Demodulation - VDEM1 ..... 14
7.5 Current Demodulation - IDEMI ..... 15
7.6 Thermal Protection ..... 15
7.7 External Temperature Sensing - TS ..... 15
7.8 LEDs Pattern Selection - LED_PAT ..... 15
7.9 Foreign Object Detection ..... 16
7.10 Step-Down Regulator ..... 17
7.11 Linear Regulators - PREG, LDO33, and LDO18 ..... 17
7.12 Under-Voltage Lock-Out (UVLO) Protection ..... 17
7.13 LC Resonant Circuit ..... 17
8. Communication Interface. ..... 18
8.1 Modulation/Communication ..... 18
8.2 Bit Decoding Scheme for ASK ..... 19
8.3 Byte Decoding for ASK ..... 19
8.4 Packet Structure ..... 19
9. WPC Mode Characteristics ..... 20
9.1 Selection Phase ..... 20
9.2 Ping Phase (Digital Ping) ..... 20
9.3 Identification and Configuration Phase ..... 21
9.4 Negotiation Phase ..... 21
9.5 Calibration Phase ..... 21
9.6 Power Transfer Phase ..... 21
10. Functional Registers ..... 22
11. Application Information ..... 24
11.1 Power Dissipation and Thermal Requirements ..... 24
11.2 Typical Application Schematic ..... 25
11.3 Bill of Materials (BOM) ..... 26
12. Package Outline Drawing .....  .28
13. Recommended Land Pattern ..... 29
14. Special Notes: NDG 48-VFQFN Package Assembly ..... 30
15. Marking Diagram ..... 30
16. Ordering Information ..... 30
17. Revision History ..... 31
List of Figures
Figure 1. Pin Assignments ..... 5
Figure 2. Efficiency vs. Output Load: $V_{\text {out_rx }}=12 \mathrm{~V}$ ..... 11
Figure 3. Efficiency vs. Output Load: Vout_rx $=9 \mathrm{~V}$ ..... 11
Figure 4. Efficiency vs. Output Load: Vout_rx=5V .....  .11
Figure 5. Load Regulation vs. Output Load: VCC_5V in schematic Figure 24 ..... 11
Figure 6. Load Regulation vs. Output Load: LDO33 ..... 11
Figure 7. Load Regulation vs. Output Load: LDO18 ..... 11
Figure 8. Over-Current Limit vs. VILIM ..... 12
Figure 9. Voltage and Current Signal for Demodulation .....  .12
Figure 10. Enable Startup ..... 12
Figure 11. Communication Packet during Rx Load Step from 0 to 1.3 A ..... 12
Figure 12. Communication Packet during Rx Load Step from 1.3A to 0 ..... 12
Figure 13. Functional Block Diagram ..... 13
Figure 14. Voltage Mode Envelope Detector ..... 14
Figure 15. Current Mode Envelope Detector ..... 15
Figure 16. NTC Thermistor Connection to TS Pin .....  .15
Figure 17. UVLO Threshold Definition ..... 17
Figure 18. Example of Differential Bi-phase Encoding for FSK ..... 18
Figure 19. Example of Asynchronous Serial Byte Format for FSK ..... 18
Figure 20. Bit Decoding Scheme ..... 19
Figure 21. Byte Decoding Scheme ..... 19
Figure 22. Communication Packet Structure ..... 19
Figure 23. WPC Power Transfer Phases Flow Chart ..... 20
Figure 24. P9242-R Typical Application Schematic ..... 25
Figure 25. 48-VFQFN Package Outline Drawing ..... 28
Figure 26. 48-VFQFN Land Pattern Drawing ..... 29

## List of Tables

Table 1. Pin Descriptions........................................................................................................................................................... 6
Table 2. Absolute Maximum Ratings........................................................................................................................................... 8
Table 3. Package Thermal Information ........................................................................................................................................... 8

Table 5. Electrical Characteristics ................................................................................................................................................ 9

Table 7. State Register............................................................................................................................................................ 22
Table 8. Status Register........................................................................................................................................................... 22
Table 9. Read Register - Coil Current ......................................................................................................................................... 22
Table 10. Read Register - Coil Voltage .......................................................................................................................................... 23
Table 11. Read Register - Remote Temperature Sensing Voltage .................................................................................................... 23
Table 12. Read Register - Operating Frequency............................................................................................................................ 23
Table 13. Read Register - Operating Duty Cycle............................................................................................................................ 23
Table 14. Read Register - Full/Half Bridge Status.......................................................................................................................... 23
Table 15. P9242-R MM Evaluation Kit V2.1 Bill of Materials............................................................................................................. 26

## 1. Pin Assignments

Figure 1. Pin Assignments


## 2. Pin Descriptions

## Table 1. Pin Descriptions

| Pins | Name | Type | Function |
| :---: | :---: | :---: | :---: |
| 1 | EN | Input | Active-LOW enable pin. When connected to logic HIGH, the P9242-R enters the Shut Down Mode, which has a typical current consumption of $25 \mu \mathrm{~A}$. When connected to logic LOW, the device is in normal operation. |
| 2, 6, 34, 41, EP | GND | - | Ground connection. |
| 3 | PREG | Output | Regulated 5V output used for internal device biasing. Connect a $1 \mu \mathrm{~F}$ capacitor from this pin to ground. This pin must not be externally loaded. |
| 4 | VIN | Input | Input power supply. Connect a $10 \mu \mathrm{~F}$ capacitor from this pin to ground. |
| 5 | SW_S | Output | Step-down regulator's switch node. Connect one of the terminals of the $4.7 \mu \mathrm{H}$ inductor to this pin. |
| 7 | LDO33 | Output | Regulated 3.3 V output used for internal device biasing. Connect a $1 \mu \mathrm{~F}$ capacitor from this pin to ground. This pin should not be externally loaded. |
| 8 | VIN_LDO | Input | Linear regulator input power supply. Connected this pin to the 5 V output of the stepdown regulator. |
| 9 | LDO18 | Output | Regulated 1.8 V output used for internal device biasing. Connect a $1 \mu \mathrm{~F}$ capacitor from this pin to ground. This pin should not be externally loaded. |
| 10 | LED1 | Input | Open-drain output. Connect an LED to this pin |
| 11 | LED2 |  | Open-drain output. Connect an LED to this pin. |
| 12 | VDDIO | Input | Input power supply for internal biasing. This pin must be connected to LDO33. |
| 13 | D- | Input | Logic I/O for USB travel adaptor detection. |
| 14 | D+ | Input | Logic I/O for USB travel adaptor detection. |
| 15 | SCL | Input | ${ }^{12} \mathrm{C}$ interface clock input. Connect a $5.1 \mathrm{k} \Omega$ pull-up resistor to LDO33 rail. |
| 16 | SDA | I/O | ${ }^{12} \mathrm{C}$ interface data input and data output, connect a $5.1 \mathrm{k} \Omega$ pull-up resistor to LDO33 rail. |
| 17 | ILIM | Input | Programmable over-current limit pin. Connect the center tap of the resistor divider to this pin to set the current-limit threshold. For more information, see section 7.1. |
| 18 | LED_PAT | Input | Programmable LED pattern selection. Connect the center tap of the resistor divider to this pin. For more information on various LED blinking patterns, see section 7.8. |
| 19 | VCOIL | Input | Input for coil voltage sensing. |
| 20 | TS | Input | Remote temperature sensor for over-temperature shutdown. Connect to the NTC thermistor network. If not used, connect to the LDO33 pin through the $10 \mathrm{k} \Omega$ resistor. |
| 21 | BUZR | Output | Buzzer output. Connect a buzzer to this pin. |
| 22 | OVP_CTL | I/O | Logic HIGH during power transfer phase used to scale down the voltage to detect over-voltage for VCOIL pin. |
| 23 | Q_DRV1 | I/O | Control signal for $Q$ factor measurement circuit. |
| 24 | Q_DRV2 | I/O | Control signal for $Q$ factor measurement circuit. |


| Pins | Name | Type | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 25,26,27,28, \\ & 42,43 \end{aligned}$ | RSV | Output | Reserved for internal use. Do not connect. |
| 29 | GPIO | I/O | General purpose digital I/O pin. |
| 30 | GH_BRG2 | Output | Gate driver output for the high-side FET of half bridge 2. Connect this pin to a series $12 \Omega$ resistor to the respective bridge FET gate. |
| 31 | BST_BRG2 | Input | Bootstrap pin for half bridge 2 . Tie an external capacitor from this pin to the SW_BRG2 pin to generate a drive voltage higher than the input voltage. |
| 32 | SW_BRG2 | Output | Switch node for half bridge 2. |
| 33 | GL_BRG2 | Output | Gate driver output for the low-side FET of half bridge 2. Connect this pin to a series $12 \Omega$ resistor to the respective bridge FET gate. |
| 35 | GL_BRG1 | Output | Gate driver output for the low-side FET of half bridge 1. Connect this pin to a series $12 \Omega$ resistor to the respective bridge FET gate. |
| 36 | SW_BRG1 | Output | Switch node for half bridge 1. |
| 37 | BST_BRG1 | Output | Bootstrap pin for half bridge 1. Tie an external capacitor from this pin to the SW_BRG1 to generate a drive voltage higher than the input voltage. |
| 38 | GH_BRG1 | Output | Gate driver output for the high-side FET of half bridge 1. Connect this pin to a series $12 \Omega$ resistor to the respective bridge FET gate. |
| 39 | DRV_VIN | Input | Input power supply for the internal gate drivers. Connect a $10 \mu \mathrm{~F}$ capacitor from this pin to ground. |
| 40 | VBRG_IN | Input | Bridge voltage input sense. |
| 44 | VDEM1 | Input | High-pass filter input. Voltage demodulation pin for data packets based on coil voltage variation; transmitted by power receiver. |
| 45 | IDEMI | Input | High-pass filter input. Current demodulation pin for data packets based on coil current variation; transmitted by power receiver. |
| 46 | ISNS_OUT | Output | Input current sense output. |
| 47 | CSN | Input | Low-side input current sense (VBRIDGE). |
| 48 | CSP | Input | High-side input current sense (VIN). |

P9242-R Datasheet

## 3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses beyond those listed under "Absolute Maximum Ratings" might cause permanent damage to the P9242-R. Functional operation of the P9242-R at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions for extended periods could affect long-term reliability.

Table 2. Absolute Maximum Ratings

| Pins ${ }^{[\text {a] }]}$ | Rating ${ }^{[\text {b] }]}$ | Units |
| :--- | :---: | :---: |
| $\overline{\text { EN }}$, VIN, SW_S, VBRG_IN, SW_BRG1, SW_BRG2, CSP, CSN, BST_BRG1, BST_BRG2, GH_BRG1, <br> GH_BRG2 | -0.3 to 28 | V |
| PREG, LDO33, VIN_LDO, LED1, LED2, VDDIO, SCL, SDA, ILIM, LED_PAT, VCOIL, TS, BUZR, <br> OVP_CL, GPIO, D-, D+, Q_DRV1, Q_DRV2, GL_BRG1, GL_BRG2, VDEM1, IDEMI, ISNS_OUT, <br> DRV_VIN | -0.3 to 6 | V |
| LDO18 | -0.3 to 2 | V |

[a] Absolute maximum ratings are not provided for reserved pins (RSV). These pins are not used in the application.
[b] All voltages are referred to ground unless otherwise noted. All GND pins and the exposed pad (EP) connected together.

Table 3. Package Thermal Information

| Symbol | Description | VFQFN Rating | Units |
| :---: | :---: | :---: | :---: |
| $\theta_{\text {JA }}$ | Thermal Resistance Junction to Ambient [a], [b], [c] | 27.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta \mathrm{Jc}$ | Thermal Resistance Junction to Case [b], [c] | 18.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JB}}$ | Thermal Resistance Junction to Board [b], [c] | 1.36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{J}$ | Operating Junction Temperature ${ }^{[a]]}[$ [b] | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TA | Ambient Operating Temperature [al] [b] | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TstG | Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Tlead | Lead Temperature (soldering, 10s) | +300 | ${ }^{\circ} \mathrm{C}$ |

[a] The maximum power dissipation is $\mathrm{P}_{\mathrm{D}(\operatorname{MAX})}=\left(\mathrm{T}_{(\text {(MAX })}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ where $\mathrm{T}_{\mathrm{J}(\text { MAX })}$ is $125^{\circ} \mathrm{C}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.
[b] This thermal rating was calculated on a JEDEC 51-standard 4-layer board with the dimensions $76.2 \times 114.3 \mathrm{~mm}$ in still air conditions.
[c] Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.

Table 4. ESD Information

| Test Model | Pins | Ratings | Units |
| :---: | :---: | :---: | :---: |
| HBM | All pins. | $\pm 2000$ | V |
| CDM | All pins. | $\pm 500$ | V |

## 4. Electrical Characteristics

## Table 5. Electrical Characteristics

Note: $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}, \overline{\mathrm{EN}}=\mathrm{LOW}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions/Notes | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supplies and UVLO |  |  |  |  |  |  |
| $\mathrm{V}_{1 \times}$ | Input Operating Range ${ }^{[a]}$ |  | 4.25 |  | 21 | V |
| VIn_uvlo | Under-Voltage Lockout | $V_{\text {IN }}$ rising |  | 4.0 |  | V |
| VIn_UVHYs | Under-Voltage Hysteresis | $\mathrm{V}_{\text {IN }}$ falling |  | 0.5 |  | V |
| $\mathrm{I}_{\mathrm{N}}$ | Operating Mode Input Current | Power transfer phase, $\operatorname{Vin}=12 \mathrm{~V}$ |  | 10 |  | mA |
| ISt__BY | Standby Mode Current | Periodic ping |  | 1 |  | mA |
| ISHD | Shut Down Current | $\overline{\mathrm{EN}}=\mathrm{V}_{\mathbb{N}}=21 \mathrm{~V}$ |  | 25 | 80 | $\mu \mathrm{A}$ |

Enable Pin Threshold (EN)

| $\mathrm{V}_{\mathrm{H}}$ | Input Threshold HIGH |  | 2.5 |  |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Threshold LOW |  |  |  | 0.5 | V |
| $\mathrm{I}_{\text {EN_LK }}$ | $\overline{\text { EN }}$ Pin Input Leakage Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{~A}$ |
|  |  | $\mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V}$ |  | 2.5 |  | $\mu \mathrm{~A}$ |

Step-Down Regulator ${ }^{[b]}$ with $\mathrm{C}_{\text {out }}=33 \mu \mathrm{~F} ; \mathrm{L}=4.7 \mu \mathrm{H}$

| Vout | Step-Down Output Voltage | Vin $=12 \mathrm{~V}$ | 4.5 | 5 | 5.5 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## N-Channel MOSFET Drivers

| tLs_on_off | Low-Side Gate Driver Rise and Fall Times | $\begin{aligned} & C_{\text {LOAD }}=3 n F ; 10 \% \text { to } 90 \%, \\ & 90 \% \text { to } 10 \% \end{aligned}$ | 50 | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ths_on_off | High-Side Gate Driver Rise and Fall Times | $\begin{aligned} & C_{\text {LOAD }}=3 \mathrm{nF} ; 10 \% \text { to } 90 \% \text {, } \\ & 90 \% \text { to } 10 \% \end{aligned}$ | 150 | 300 | ns |
| Input Current Sense |  |  |  |  |  |
| $V_{\text {SEN_OFST }}$ | Amplifier Output Offset Voltage | Measured at the ISNS_OUT pin; $\mathrm{V}_{\text {CSP }}=\mathrm{V}_{\text {CSN }}$ | 0.6 |  | V |
| ISEN ${ }_{\text {ACC_TYP }}{ }^{[c]}$ | Measured Current Sense Accuracy | $\mathrm{V}_{\text {R_ISEN }}=25 \mathrm{mV}, \mathrm{I}=1.25 \mathrm{~A}$ | $\pm 3.5$ |  | \% |
| Analog to Digital Converter |  |  |  |  |  |
| N | Resolution |  | 12 |  | Bit |
| Channel | Number of Channels |  | 10 |  |  |
| $\mathrm{V}_{\text {IN,FS }}$ | Full Scale Input Voltage |  | 2.4 |  | V |


| Symbol | Description | Conditions/Notes | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO18 ${ }^{[b]}$ |  |  |  |  |  |  |
| VLD018 | 1.8V LDO Regulator | $\mathrm{C}_{\text {OUt }}=1 \mu \mathrm{~F}, \mathrm{~V}_{\text {VIN_LDo }}=5.5 \mathrm{~V}$ | 1.71 | 1.8 | 1.89 | V |
| LDO33 ${ }^{[b]}$ |  |  |  |  |  |  |
| VLDo33 | 3.3V LDO Regulator | $\mathrm{C}_{\text {OUt }}=1 \mu \mathrm{~F}, \mathrm{~V}_{\text {VIN_LDo }}=5.5 \mathrm{~V}$ | 3.15 | 3.3 | 3.45 | V |
| PREG |  |  |  |  |  |  |
| $V_{\text {Preg }}$ | 5V LDO Regulator |  |  | 5 |  | V |
| Thermal Shutdown |  |  |  |  |  |  |
| TSD | Thermal Shutdown | Threshold rising |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | Threshold falling |  | 120 |  | ${ }^{\circ} \mathrm{C}$ |
| Analog Input Pins Input Current Leakage (TS, VCOIL) |  |  |  |  |  |  |
| ILKg | Leakage Current |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| Open-Drain Pins Output Logic Levels (LED1, LED2, SCL, SDA) |  |  |  |  |  |  |
| VOH | Output Logic HIGH |  | 4 |  |  | V |
| Vol | Output Logic LOW | $\mathrm{I}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| Digital Input/Output Pins Logic Levels |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage HIGH Level |  | 0.7*VDDIO |  |  | V |
| VIL | Input Voltage LOW Level |  |  |  | $0.3 *$ VDDIO | V |
| ILKg | Leakage Current |  |  |  | 1 | $\mu \mathrm{A}$ |
| VOH | Output Logic HIGH | $1=8 \mathrm{~mA}, \mathrm{VDDIO}=3.3 \mathrm{~V}$ | 2.4 |  |  | V |
| VoL | Output Logic LOW | $\mathrm{I}=8 \mathrm{~mA}, \mathrm{VDDIO}=3.3 \mathrm{~V}$ |  |  | 0.5 | V |
| ${ }^{12} \mathrm{C}$ Interface (SCL, SDA) |  |  |  |  |  |  |
| $\mathrm{fsCL}_{\text {SLIV }}$ | Clock Frequency | As ${ }^{2} \mathrm{C}$ c slave |  |  | 400 | kHz |
| $\mathrm{C}_{\mathrm{B}}$ | Capacitive Load | For each bus line |  |  | 100 | pF |
| $\mathrm{C}_{\text {BIN }}$ | SCL, SDA Input Capacitance |  |  | 5 |  | pF |
| Llkg | Input Leakage Current | $\mathrm{V}=\mathrm{GND}$ and 3.3V | -1 |  | 1 | $\mu \mathrm{A}$ |

[a] The input voltage operating range is dependent upon the type of transmitter power stage (full-bridge, half-bridge) and transmitting coil inductance. WPC specifications should be consulted for appropriate input voltage ranges by end-product type.
[b] Do not externally load. For internal biasing only.
[c] A $20 \mathrm{~m} \Omega, 1 \%$ or better sense resistor and a $4.7 \Omega, 1 \%$ input filter resistor are required to meet the FOD specification.

## 5. Typical Performance Characteristics

$\mathrm{V}_{\mathbb{N}}=12.0 \mathrm{~V} ; \overline{\mathrm{EN}}=$ LOW. The following performance characteristics were taken using a P9221-R, 15W Wireless Power Receiver (RX) at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

Figure 2. Efficiency vs. Output Load: Vout_rx $=12 \mathrm{~V}$


Figure 4. Efficiency vs. Output Load: Vout_rx $=\mathbf{5 V}$


Figure 6. Load Regulation vs. Output Load: LDO33


Figure 3. Efficiency vs. Output Load: Vout_rx = 9V


Figure 5. Load Regulation vs. Output Load: VCC_5V in schematic Figure 24


Figure 7. Load Regulation vs. Output Load: LDO18


Figure 8. Over-Current Limit vs. Vilım


Figure 10. Enable Startup


Figure 9. Voltage and Current Signal for Demodulation


Figure 11. Communication Packet during Rx Load Step from 0 to 1.3A


Figure 12. Communication Packet during $\mathbf{R x}_{x}$ Load Step from 1.3A to 0


## 6. Function Block Diagram

Figure 13. Functional Block Diagram


P9242-R Datasheet

## 7. Theory of Operation

A wireless power charging system has a base station with one or more transmitters that make power available via DC-to-AC inverter(s) and transmit the power over a strongly-coupled inductor pair to a receiver in a mobile device. The amount of power transferred to the mobile device is controlled by the wireless power receiver by sending communication packets to the transmitter to increase, decrease, or maintain the power level. The communication from receiver to transmitter is purely digital and consists of 1 's and 0 's that ride on top of the power link that exists between the transmitter (TX) and receiver (RX) coil. Communication from transmitter to receiver is achieved by frequency shift keying (FSK) modulation over the power signal frequency and amplitude shift keying (ASK) is used for the communication protocol from receiver to transmitter.

A feature of the wireless charging system is the fact that when it is not delivering power, the transmitter is in Standby Mode. The transmitter remains in Standby Mode and periodically pings until it detects the presence of a receiver. Once an Extended Power Profile Receiver is detected, such as the P9221-R or equivalent, the transmitter will provide with up to 15 W of output power. If a Baseline Power Profile Receiver is present, the transmitter will deliver only up to 5 W of output power.

The P9242-R contains features that ensure a high level of functionality and compliance with the WPC requirements, such as a power path that efficiently achieves power transfer, a simple and robust communication demodulation circuit, safety and protection circuits, configuration, and status indication circuits.

### 7.1 Over-Current Limit - ILIM

The over-current protection (OCP) is designed to protect the half-bridge and wireless receiver unit from becoming exposed to operating conditions that could potentially cause damage or unexpected behavior from the system. The input current is continuously monitored during the power transfer stage. If the input current goes above the OCP threshold of 2.1 A (typical), the P9242-R will increase the switching frequency or reduce the duty cycle in order to keep the input current below the OCP value.

### 7.2 Enable Pin - EN

The P9242-R can be disabled by applying a logic HIGH to the $\overline{\mathrm{EN}}$ pin. When the voltage on the $\overline{\mathrm{EN}}$ pin is pulled high, operation is suspended and the P9242-R is placed in the low-current Shut Down Mode. If pulled low, the P9242-R is active.

### 7.3 Buzzer - BUZR

An optional AC-type ceramic buzzer can be connected between the BUZR pin to GND through a current limiting resistor. A short 4kHz "chirp" sound will indicate when the object is detected. Do not connect this pin if the buzzer function is not desired.

### 7.4 Voltage Demodulation - VDEM1

In order to increase the communication reliability in any load condition, the P9242-R has integrated two demodulation schemes, one based on coil current information and the other based on coil voltage modulation. The voltage mode envelope detector is implemented using a discrete solution as depicted on Figure 14. This simple implementation achieves the envelope detector function low-pass filter as well as the DC filter function.

Figure 14. Voltage Mode Envelope Detector


P9242-R Datasheet

### 7.5 Current Demodulation - IDEMI

The current-mode detector takes the modulation information from the current sense resistor, which carries the coil current modulation information in addition to the averaged input current. There is an additional discrete low-pass filter and DC filter between the ISNS_OUT and IDEMI pins. The packet decoder block is shared between the voltage-mode and current-mode detectors. The packet decoder selects either voltage-mode or current-mode signals depending upon which produces the best demodulated signal.

Figure 15. Current Mode Envelope Detector


### 7.6 Thermal Protection

The P9242-R integrates thermal shutdown circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the P9242-R if the die temperature exceeds a threshold to prevent damage resulting from excessive thermal stress that might be encountered under fault conditions. An internal temperature protection block is enabled in the P9242-R that monitors the temperature inside the chip. If the die temperature exceeds $140^{\circ} \mathrm{C}$, the chip shuts down and resumes when the internal temperature drops below $120^{\circ} \mathrm{C}$.

### 7.7 External Temperature Sensing - TS

The P9242-R has a temperature sensor input, TS, which can be used to monitor an external temperature by using a thermistor. The built-in comparator's reference voltage was chosen to be 0.6 V in the $\mathrm{P} 9242-\mathrm{R}$, and it is used for monitoring the voltage level on the TS pin.

Figure 16. NTC Thermistor Connection to TS Pin


To disable the thermistor, the TS pin should be connected to the LDO33 pin. Do not leave the TS pin floating.

### 7.8 LEDs Pattern Selection - LED_PAT

The P9242-R uses two LEDs to indicate the power transfer status, faults and operating modes. LEDs are connected to LED1 and LED2 pins as shown on the typical application schematic Figure 24.
The LED patterns can be programmed by setting the voltage on the LED_PAT pin through the resistor divider R43 and R44 as shown on Figure 24.

P9242-R Datasheet

## Table 6. LED Pattern Selection

| Option | Voltage on LED_PAT Pin | LED1/LED2 Pin | Status |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standby | Transfer | Complete | Fault |
| 1 | Pull-Down or 0.075V | LED1 - GREEN | Off | On | Off | Off |
|  |  | LED2 - RED | Off | Off | Off | Blink 4Hz |
| 2 | 0.225 V | LED1 - GREEN | On | On | Off | Off |
|  |  | LED2 - RED | On | Off | Off | Blink 4Hz |
| 3 | 0.375 V | LED1 - GREEN | Off | Blink 1Hz | On | Blink 4Hz |
|  |  | LED2 - RED | Off | Off | Off | Off |
| 4 | 0.525 V | LED1 - GREEN | Off | On | Off | Blink 4Hz |
|  |  | LED2 - RED | Off | Off | Off | Off |
| 5 | 0.675 V | LED1 - GREEN | On | Blink 1Hz | On | Off |
|  |  | LED2 - RED | On | Off | Off | Blink 4Hz |
| 6 | 0.825 V | LED1 - GREEN | Off | Off | On | Off |
|  |  | LED2 - RED | Off | On | Off | Blink 4Hz |
| 7 | 0.975V or Pull-Up | LED1 - GREEN | Off | Blink 1Hz | On | Off |
|  |  | LED2 - RED | Off | Off | Off | Blink 4Hz |

### 7.9 Foreign Object Detection

When metallic objects, such as coins, keys, and paperclips, are exposed to alternating magnetic fields, the eddy current flowing through the object will heat up. The amount of heat generated is a function of the amplitude and frequency of the magnetic field, as well as the characteristics of the object, such as resistivity, size, and shape. In any wireless power system, the heat generated by the eddy current manifests itself as a power loss reducing the overall system efficiency. If appropriate measures are not taken, the heating could lead to unsafe situation.

In Extended Power Profile, there are two stages of foreign object detection (FOD). One is by measuring the system quality factor prior to entering the power transfer phase, and the other is to measure the power loss difference between the received power and the transmitted power during the power transfer phase. Prior to entering the power transfer phase, the P9242-R detects a change in the coil's quality factor ( $Q$-factor) when a wireless power receiver or metal object has been placed on its surface. The transmitter measures the Q-factor and compares it with the reference Q -factor provided by the receiver. If the difference is higher than the reference Q -factor, the P 9242 will identify it as FOD and shut down the system.

The second stage of the foreign object detection is during the power transfer where the power loss difference between the received power and transmitted power is constantly measured and compared to the WPC-1.2.2-specified threshold. If the difference is higher than the threshold set by the WPC specification, the system will shut down to avoid over-heating.

P9242-R Datasheet

### 7.10 Step-Down Regulator

The input capacitors (C14 and C15 in Figure 24) must be connected as close as possible between the VIN pin and GND pin. Similarly, the output capacitor (C4 and C5 in Figure 24) must be placed close to the inductor and GND. The output voltage is sensed by the VIN_LDO pin; therefore, the connection from the step-down output (VCC_5V; see Figure 24) to the VIN_LDO pin should be made as wide and short as possible to minimize output voltage errors. The step-down regulator is the input voltage to the LDO18 and LDO33 linear regulators and is not recommended for powering an external load.

### 7.11 Linear Regulators - PREG, LDO33, and LDO18

The P9242 has three low-dropout (LDO) regulators used to bias the internal circuitry. The 5V pre-regulator (PREG) provides bias for the entire internal power management. The PREG requires a $1 \mu$ F ceramic bypass capacitor connected from the PREG pin to GND. This capacitor must be placed very close to the PREG pin. The voltage regulator must not be externally loaded.
The LDO33 and LDO18 are used to bias the internal digital circuit. The regulator's input voltage is supplied through the VIN_LDO pin. Both regulators require a $1 \mu \mathrm{~F}$ ceramic capacitor from the pin to GND. The voltage regulators must not be externally loaded.

### 7.12 Under-Voltage Lock-Out (UVLO) Protection

The P9242-R has 4V (typical, rising) under-voltage lockout circuit on the VIN pin. To guarantee proper functionality, the voltage on the VIN pin must rise above the UVLO threshold. If the input voltage stays below the UVLO threshold, the P9242-R is in Shut Down Mode.

Figure 17. UVLO Threshold Definition


### 7.13 LC Resonant Circuit

The LC resonant circuit comprises the series primary resonant coil ( $L_{p}$ ) and series capacitance ( $\mathrm{C}_{\mathrm{p}}$ ). The transmitter coil assembly is vendor specific, and it must comply with the WPC recommendation. The WPC recommendations include the self-inductance value, DC resistance (DCR), $Q$-factor, size, and number of turns.

The P9242-R is designed for an MP-A2 coil configuration using half-bridge and full-bridge inverter topologies to drive the primary coil (LP) and a series capacitance $\left(C_{p}\right)$. Within the operating frequency range from 110 kHz to 145 kHz , the assembly of the primary coil and shielding has a self-inductance of $L_{P}=10.0 \mu \mathrm{H} \pm 10 \%$, and the value of the series capacitance is $\mathrm{C}_{\mathrm{P}}=215 n \mathrm{~F} \pm 5 \%$, according to the WPC specification. Near resonance, the voltage developed across the $\mathrm{C}_{P}$ series capacitance could reach 70 V peak. High-voltage (100V) COG-type ceramic capacitors are highly recommended for their AC and DC characteristics and temperature stability. The recommended parts are listed on the bill of materials (BOM) in Table 15.

P9242-R Datasheet

## 8. Communication Interface

### 8.1 Modulation/Communication

The WPC-1.2.2 extended power profile specification uses two-way communication for power transfer: receiver-to-transmitter and transmitterto receiver.

Receiver-to-transmitter communication is accomplished by modulating the load seen by the receiver's coil; the communication is purely digital and symbols 1's and 0's carried on the power signal. Modulation is done with amplitude-shift keying (ASK) modulation using with a bit-rate of 2 Kbps . To the transmitter, this appears as an impedance change, which results in measurable variations of the transmitter's coil. The power transmitter demodulates this variation of the coil current or voltage to receive the packets.
Transmitter-to-receiver communication is accomplished by frequency-shift keying (FSK) modulation over the power signal frequency. The power transmitter P9242-R has the means to modulate FSK data from the power signal frequency and use it in order to establish the handshaking protocol with the power receiver.

The P9242-R implements FSK communication when used in conjunction with WPC-compliant receivers, such as the P9221-R. The FSK communication protocol allows the transmitter to send data to the receiver using the power transfer link in the form of modulating the power transfer signal. This modulation appears in the form of a change in the base operating frequency (fop) to the modulated operating frequency (fmod) in periods of 256 consecutive cycles. Equation 1 should be used to compute the modulated frequency based on any given operating frequency.
Communication packets are transmitted from transmitter to receiver with less than $1 \%$ positive frequency deviation following any receiver-totransmitter communication packet. The frequency deviation is calculated using Equation 1.

$$
\mathrm{f}_{\text {MOD }}=\frac{60000}{\frac{60000}{\mathrm{f}_{\mathrm{OP}}}-3}[\mathrm{KHz}]
$$

## Equation 1

Where $f_{\text {mod }}$ is the change in frequency in the power signal frequency; fop is the base operating frequency of power transfer; and $60,000 \mathrm{kHz}$ is the frequency of the internal oscillator responsible for counting the period of the power transfer signal.

The FSK byte-encoding scheme and packet structure complies with the WPC specification revision 1.2.2. The FSK communication uses a bi-phase encoding scheme to modulate data bits into the power transfer signal. The start bit will consist of 512 consecutive $f_{\text {mod }}$ cycles (or logic ' 0 '). A logic ' 1 ' value will be sent by sending 256 consecutive fop cycles followed by $256 f_{\text {mOD }}$ cycles or vice versa, and a logic ' 0 ' is sent by sending 512 consecutive fmod or fop cycles.

Figure 18. Example of Differential Bi-phase Encoding for FSK


Each byte will comply with the start, data, parity, and stop asynchronous serial format structure shown in Figure 19:
Figure 19. Example of Asynchronous Serial Byte Format for FSK


### 8.2 Bit Decoding Scheme for ASK

As required by the WPC, the P9242-R uses a differential bi-phase coding scheme to demodulate data bits onto the power signal. A clock frequency of 2 kHz is used for this purpose. A logic ONE bit is coded using two narrow transitions, whereas a logic ZERO bit is encoded using one wider transition as shown below:

Figure 20. Bit Decoding Scheme


### 8.3 Byte Decoding for ASK

Each byte in the communication packet comprises 11 bits in an asynchronous serial format, as shown in Figure 21.

## Figure 21. Byte Decoding Scheme



Each byte has a start bit, 8 data bits, a parity bit, and a single stop bit.

### 8.4 Packet Structure

The P9242-R communicates with the base station via communication packets. Each communication packet has the following structure:
Figure 22. Communication Packet Structure

| Preamble | Header | Message | Checksum |
| :--- | :--- | :--- | :--- |

P9242-R Datasheet

## 9. WPC Mode Characteristics

The WPC-1.2.2 extended power profile wireless power specification has a negotiation phase, calibration phase, and renegotiation phase, as shown in Figure 23.

Figure 23. WPC Power Transfer Phases Flow Chart


Power transfer complete
or error condition

### 9.1 Selection Phase

In the selection phase, the power transmitter determines if it will proceed to the ping phase after detecting the placement of an object. In this phase, the power transmitter typically monitors the interface surface for the placement and removal of objects using a small measurement signal. This measurement signal should not wake up a power receiver that is positioned on the interface surface.

### 9.2 Ping Phase (Digital Ping)

In the ping phase, the power transmitter will transmit power and will detect the response from a possible power receiver. This response ensures the power transmitter that it is dealing with a power receiver rather than some unknown object. When a power receiver is placed on a WPC "Qi" charging pad, it responds to the application of a power signal by rectifying this power signal. When the internal bias voltage is greater than a specific threshold level, then receiver is initiated enabling the WPC communication protocol.
If the power transmitter correctly receives a signal strength packet, the power transmitter proceeds to the identification and configuration phase of the power transfer, maintaining the power signal output.

### 9.3 Identification and Configuration Phase

The identification and configuration phase is the part of the protocol that the power transmitter executes in order to identify the power receiver and establish a default power transfer contract. This protocol extends the digital ping in order to enable the power receiver to communicate the relevant information.

In this phase, the power transmitter identifies itself and receives information for a default power transfer contract as follows:

- It receives the configuration packet.
- If the power transmitter does not acknowledge the request (does not transmit FSK modulation), the power receiver will assume 5W output power.


### 9.4 Negotiation Phase

In the negotiation phase, the power receiver negotiates changes to the default power transfer contract. In addition, the power receiver verifies that the power transmitter has not detected a foreign object.

### 9.5 Calibration Phase

In the calibration phase, the power receiver provides information that the power transmitter can use to improve its ability to detect foreign objects during power transfer.

### 9.6 Power Transfer Phase

In this phase, the P9242-R controls the power transfer by means of the following control data packets:

- Control Error Packets
- Received Power Packet (RPP, FOD-related)
- End Power Transfer (EPT) Packet

Once the "identification and configuration" phase is completed, the transmitter initiates the power transfer mode. The receiver's control circuit sends error packets to the transmitter to adjust the rectifier voltage to the level required to maximize the efficiency of the linear regulator and to send to the transmitter the actual received power packet for foreign object detection (FOD) to guarantee safe, efficient power transfer.
In the event of an EPT issued by the application, when the receiver sends EPT packets, the transmitter terminates the power transfer.

P9242-R Datasheet

## 10. Functional Registers

The following list of tables is a comprehensive list of address locations, field names, available operations ( R or RW ), default values, and functional descriptions of all internally accessible registers contained within the P9242-R. The default $1^{2} \mathrm{C}$ slave address is $61_{\text {hex }}$.

Table 7. State Register

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :---: | :---: | :---: | :---: | :---: |
| $6 \mathrm{E} 0_{\text {Hex }}$ | System State | R | $00_{\text {Hex }}$ | ```ODEC = Startup 1dEC = Idle 2dEC = Analog Ping Phase 4DEC = Digital Ping Phase 5DEC = WPC Identification 7DEC = WPC Configuration 8 DEC = Power Transfer Initialization 9DEC = Power Transfer State 11 DEC = Remove Power 12DEC = Restart 13 DEC = WPC Negotiation``` |

Table 8. Status Register

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :---: | :---: | :---: | :---: | :---: |
| $6 \mathrm{E1} 1_{\text {HEX }}$ | System Status | R | $00_{\text {Hex }}$ | $0_{\text {DEC }}=$ System Normal <br> $1_{\text {DEC }}=$ FOD Alarm <br> $2_{\text {DEC }}=$ EPT Charge Complete <br> $4_{\text {DEC }}=$ EPT No Response <br> $5_{\text {DEC }}=$ EPT Internal Fault <br> $6_{\text {DEC }}=$ Over-Temperature Alarm <br> $7_{\text {DEC }}=$ Over-Current <br> $9_{\text {DEC }}=$ EPT Other Rx Fault <br> 10 $_{\text {DEC }}=$ Negotiation Fail |

Table 9. Read Register-Coil Current

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :--- | :--- | :--- | :--- |
| $6 E 2_{\text {HEx }}[7: 0]$ | Coil_current $[7: 0]$ | R | - | 8 LSB of coil current value in mA. |
| $6 \mathrm{E} 3_{\text {HEx }}[7: 0]$ | Coil_current $[15: 8]$ | R | - | 8 MSB of coil current value in mA. |

## Table 10. Read Register - Coil Voltage

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :--- | :--- | :--- | :--- |
| $6 \mathrm{E} 4_{\text {HEX }}[7: 0]$ | Coil_voltage [7:0] | R | - | 8 LSB of coil voltage value in mV. |
| $6 \mathrm{E} 5_{\text {HEX }}[7: 0]$ | Coil_voltage [15:8] | R | - | 8 MSB of coil voltage value in mV. |

Table 11. Read Register - Remote Temperature Sensing Voltage
Sensing Voltage $=\frac{\text { Thermistor ADC Value[15:0] } * 2.4 \mathrm{~V}}{4095}$

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :--- | :--- | :--- | :--- |
| 6 E8HEX $^{[7: 0]}$ | Thermistor ADC Value $[7: 0]$ | R | - | 8 LSB of thermistor ADC value. |
| $6 \mathrm{E} 9_{\text {HEX }}[7: 0]$ | Thermistor ADC Value <br> $[15: 8]$ | R | - | 8 MSB of thermistor ADC value. |

## Table 12. Read Register - Operating Frequency

60 MHz
$f_{O P}=\frac{60 \mathrm{MHz}}{\text { FRE_CNT[15:0] }}$

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :--- | :--- | :--- | :--- |
| $6 E A_{\text {HEX }}[7: 0]$ | FRE_CNT [7:0] | $R$ | - | 8 LSB of operating frequency count. |
| $6 E B_{\text {HEX }}[7: 0]$ | FRQ_CNT [15:8] | $R$ | - | 8 MSB of operating frequency count. |

## Table 13. Read Register - Operating Duty Cycle

DUTY CYCLE $=\frac{\text { DUTY_CNT } * 50 \%}{255}$

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :--- | :--- | :--- | :--- |
| $6 E C_{\text {HEX }}[7: 0]$ | DUTY_CNT $[7: 0]$ | R | - | 8 LSB of operating duty count. |
| $6 E D_{\text {HEX }}[7: 0]$ | DUTY_CNT $[15: 8]$ | R | - | 8 MSB of operating duty count. |

Table 14. Read Register - Full/Half Bridge Status

| Address and Bits | Register Field Name | R/W | Default | Function and Description |
| :--- | :---: | :--- | :--- | :--- |
| $6 \mathrm{EE}_{\text {HEX }}[7: 0]$ | Full/half bridge status $[7: 0]$ | R | - | "0" $=$ Half bridge. |

P9242-R Datasheet

## 11. Application Information

### 11.1 Power Dissipation and Thermal Requirements

The P9242-R is offered in a 48-VFQFN package that has a maximum power dissipation capability of about 1.47 W . The maximum power dissipation of the package is determined by the number of thermal vias between the package and the printed circuit board (PCB). The maximum power dissipation of the package is defined by the die's specified maximum operating junction temperature, $T_{\text {J(MAX) }}$ of $125^{\circ} \mathrm{C}$. The junction temperature rises when the heat generated by the device's power dissipation flow is impeded by the package-to-PCB thermal resistance.

The VFQFN package offers a typical thermal resistance, junction to ambient $\left(\theta_{\mathrm{JA}}\right)$, of $27.2^{\circ} \mathrm{C} / \mathrm{W}$ when the PCB layout design is optimized as described in the P9242-R Layout Guide document. The techniques noted in the PCB layout section must be followed when designing the printed circuit board layout. Attention to the placement of the P9242-R and bridge FET packages in proximity to other heat-generating devices in a given application design should also be considered. The ambient temperature around the power IC will also have an effect on the thermal limits of an application. The main factors influencing $\theta_{\mathrm{JA}}$ (in the order of decreasing influence) are PCB characteristics, die/package attached thermal pad size (VFQFN) and thermal vias, and the final system hardware construction. Board designers should keep in mind that the package thermal metric $\theta_{\mathrm{JA}}$ is impacted by the characteristics of the PCB. Changing the design or configuration of the PCB changes the overall thermal resistivity and the board's heat-sinking efficiency.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design.
- Improving the thermal coupling of the component to the PCB.
- Introducing airflow into the system.

First, the maximum power dissipation for a given situation should be calculated using Equation 2:

$$
P_{D(\text { MAX })}=\frac{\left(T_{J(M A X)}-T_{A}\right)}{\theta_{J A}}
$$

## Equation 2

Where
$\mathrm{P}_{\mathrm{D}(\text { MAX })}=$ Maximum power dissipation
$\theta_{\mathrm{JA}}=$ Package thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\mathrm{T}_{\mathrm{JMAX})}=$ Maximum device junction temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature $\left({ }^{\circ} \mathrm{C}\right)$
The maximum recommended operating junction temperature ( $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$ ) for the $\mathrm{P} 9242-\mathrm{R}$ is $125^{\circ} \mathrm{C}$. The thermal resistance of the 48 -pin VFQFN package (NDG48) is optimally $\theta_{\mathrm{JA}}=27.2^{\circ} \mathrm{C} / \mathrm{W}$. Operation is specified to a maximum steady-state ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ of $85^{\circ} \mathrm{C}$. Therefore, the maximum recommended power dissipation is given by the following equation:
$\mathrm{P}_{\mathrm{D}(\text { max })}=\left(125^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}\right) / 27.2^{\circ} \mathrm{C} / \mathrm{W} \cong 1.47$ Watt
All the previously mentioned thermal resistances are the values found when the P9242-R is mounted on a standard board of the dimensions and characteristics specified by the JEDEC 51 standard.

P9242-R Datasheet

### 11.2 Typical Application Schematic

The typical application schematic provides a basic guideline to understanding and building a functional medium-power wireless power transmitter type MP-A2 as described in the WPC specifications. Other components, not shown on the typical application schematic, might be needed in order to comply with other requirements, such as EMC or thermal specifications.

Figure 24. P9242-R Typical Application Schematic


### 11.3 Bill of Materials (BOM)

Table 15. P9242-R MM Evaluation Kit V2.1 Bill of Materials

| Item | Reference | Quantity | Value | Description | Part Number | PCB Footprint |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { C1, C2, C3, C4, C13, C15, } \\ & \text { C21, C26, C29, C30, C33, } \\ & \text { C34 } \end{aligned}$ | 12 | 0.1 uF | CAP CER 0.1UF 25V 10\% X7R 0402 | C1005X7R1E104K050BB | 402 |
| 2 | $\begin{aligned} & \text { C5, C14, C31, C37, C38, } \\ & \text { C40, C41 } \end{aligned}$ | 7 | 10uF | CAP CER 10UF 25V 20\% X5R 0603 | C1608X5R1E106M080AC | 603 |
| 3 | C6, C12, C16, C27 | 4 | 1uF | CAP CER 1UF 25V 20\% X5R 0402 | C1005X5R1E105M050BC | 402 |
| 4 | C7, C9 | 2 | 56p | CAP CER 56PF 50V NP0 0402 | CL05C560JB5NNNC | 402 |
| 5 | C8 | 1 | 6.8 nF | CAP CER 6800PF 25V X7R 0402 | GRM155R71E682KA01D | 402 |
| 6 | C10, C11 | 2 | 22 nF | $0.022 \mu \mathrm{~F} 50 \mathrm{~V}$ Ceramic Capacitor X7R 0603 | GCM188R71H223KA37D | 603 |
| 7 | C17 | 1 | 680p | CAP CER 680PF 50V X7R 0402 | CL05B681KB5NNNC | 402 |
| 8 | C18 | 1 | 1 nF | CAP CER 1000pF $\pm 10 \%$ 50V X7R 0402 | GRM155R71H102KA01D | 402 |
| 9 | C19, C35, C39 | 3 | 5.6 nF | 5600pF 100V Ceramic Capacitor C0G, NPO 0603 | C1608C0G2A562J080AC | 603 |
| 10 | C20 | 1 | 100nF | CAP CER 0.1UF 100V C0G 1206 | C3216C0G2A104K160AC | 1206 |
| 11 | C22 | 1 | 22 nF | CAP CER 0.022UF 50V 10\% X7R 0402 | GRM155R71H223KA12D | 402 |
| 12 | C23 | 1 | 68 nF | CAP CER 0.068UF 100V NP0 1206 | C3216C0G2A683K160AC | 1206 |
| 13 | C24 | 1 | 47nF | CAP CER 0.047UF 100V NPO 1206 | C3216C0G2A473J115AC | 1206 |
| 14 | C25 | 1 | NP | CAP CER 10000PF 100V C0G 1206 | C3216C0G2A103J115AA | 1206 |
| 15 | C28, C32 | 2 | 22uF | CAP CER 22UF 25V 20\% X5R 1206 | GRM31CR61E226KE15L | 1206 |
| 16 | C36 | 1 | NP | CAP CER 0.1UF 25V 10\% X7R 0402 | C1005X7R1E104K050BB | 402 |
| 17 | C42 | 1 | 0.1 uF | $0.10 \mu \mathrm{~F} 50 \mathrm{~V}$ Ceramic Capacitor X7R 0603 | GRM188R71H104KA93D | 603 |
| 18 | C43 | 1 | 1uF | 1 $\mu \mathrm{F} 25 \mathrm{~V}$ Ceramic Capacitor X5R 0603 | GRM188R61E105KA12D | 603 |
| 19 | C44 | 1 | 4.7 u | 4.7 $\mu$ F 25V Ceramic Capacitor X5R 0603 | GRM188R61E475KE11D | 603 |
| 20 | D1, D2 | 2 | BAV21W | DIODE GEN PURP 80V 125MA DFN | BAV21W-7-F | sod123 |
| 21 | VLX1, VINT1, IO_B1, IO_A1, GNDT1, vs2, VLX2, VINT2, IO_B2, GNDT2, vs3, IO_B3, IO_B4, IO_A4, VCC5V, IO_B5, IO_A5, IO_B6, IO_A6, IO_B7, IO_A7, IO_B8, LDO18, LDO33, VSNS_IN, VCOIL, VBRG, IO_BO, IO_A0, ENB | 30 | PTH_TP | 30 GAUGE WIRE PAD | NP | TEST_PT30DPAD |
| 22 | VIN1, GND1, GND2, GND3, GND4, VIN, GND | 7 | TP | TEST POINT PC MINIATURE SMT | 5015 | test_pt_sm_135x70 |
| 23 | J1 | 1 | 5 P | CONN RCPT MCR USB AB SMD TH SHLL | ZX62D-AB-5P8 | usb_micro_ab |
| 24 | J2 | 1 | 68000105HLF | BERGSTIK II .100" SR STRAIGHT | 68000-105HLF | sip5 |
| 25 | J3 | 1 | AC_Adapter | CONN POWER JACK 2.5X5.5MM HI CUR | PJ-002AH | CONN_POWER_JACK5 _5MM |


| Item | Reference | Quantity | Value | Description | Part Number | PCB Footprint |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 26 | J4 | 1 | TP | CONN HEADER 3POS .100" STR GOLD | 901200763 | sip3 |
| 27 | J5 | 1 | SIP con | 4 Positions Header, Unshrouded Connector 0.100" ( 2.54 mm ) Through Hole Gold or Gold, GXT ${ }^{\text {TM }}$ | 961104-6404-AR | sip-4 |
| 28 | LED1 | 1 | LED | LED RED CLEAR 0603 SMD | 150060RS75000 | 0603_diode |
| 29 | LED2 | 1 | LED | LED GREEN CLEAR 0603 SMD | 150060GS75000 | 0603_diode |
| 30 | LX1, LX2 | 2 | NP | Tx Coil assemble through hole | NA | TP_TXCoil |
| 31 | L1 | 1 | 4.7uH | FIXED IND 4.7UH 620MA 500 MOHM | CIG10W4R7MNC | L0603 |
| 32 | L2 | 1 | NP | Common mode EMI choke | ACM4520-901-2P-T-000 | EMI_TDK_ACM4520L |
| 33 | PZ1 | 1 | BUZZER | BUZZER PIEZO 4KHZ 12.2MM PC MNT | PS1240P02CT3 | 9235_buzzer |
| 34 | Q1, Q2, Q3, Q4 | 4 | $\begin{gathered} \text { DMG7430LF } \\ G \end{gathered}$ | MOSFET N-CH 30V 10.5A PWRDI3333 | DMG7430LFG-7 | powerdi3333_8ld_fet |
| 35 | Q5, Q7, Q8 | 3 | 2N7002 | N-Channel 60-V (D-S) MOSFET | 2N7002KT1G | SOT23_3 |
| 36 | Q6 | 1 | $\begin{aligned} & \text { SIA453EDJ- } \\ & \text { T1-GE3 } \end{aligned}$ | MOSFET P-CH 30V 24A PPAK SC-70-6 | SIA453EDJ-T1-GE3 | sc70_6ld_fet |
| 37 | RTH1 | 1 | NP | NTC Thermistor 10k Bead | NTCLE203E3103JB0 | 805 |
| 38 | R1, R3, R7 | 3 | 1K | RES SMD 1K OHM 5\% 1/16W 0402 | RC0402JR-071KL | 402 |
| 39 | R4 | 1 | 680 | RES SMD 680 OHM 5\% 1/16W 0402 | RC0402JR-07680RL | 402 |
| 40 | R5 | 1 | NP | RES SMD 0.0 OHM JUMPER 1/10W | RC0402JR-070RL | 402 |
| 41 | $\begin{aligned} & \text { R6, R13, , R16, R20, R23, } \\ & \text { R41, R42, R43, R48 } \end{aligned}$ | 9 | 10K | RES SMD 10K OHM 1\% 1/10W 0402 | RC0402FR-0710KL | 402 |
| 42 | R8, R26, R30, R31, R32 | 5 | 100K | RES SMD 100K OHM 5\% 1/10W 0402 | ERJ-2GEJ104X | 402 |
| 43 | R24 | 1 | NP | RES SMD 100K OHM 5\% 1/10W 0402 | ERJ-2GEJ104X | 402 |
| 44 | R9 | 1 | 100 | RES SMD 100 OHM 5\% 1/10W 0603 | RC0603JR-07100RL | 603 |
| 45 | R10, R12 | 2 | 390K | RES SMD 390K OHM 5\% 1/10W 0603 | ERJ-3GEYJ394V | 603 |
| 46 | R14 | 1 | 2.4 K | RES SMD 2.4K OHM 5\% 1/10W 0402 | ERJ-2GEJ242X | 402 |
| 47 | R11, R35 | 2 | 200K | RES SMD 200K OHM 1\% 1/10W 0603 | RC1608F204CS | 603 |
| 48 | R15, R21 | 2 | 10 | RES SMD 10 OHM 1\% 1/10W 0402 | ERJ-2RKF10R0X | 402 |
| 49 | R18 | 1 | 0.02 | RES SMD 0.02 OHM 1\% 1/8W 0805 | WSL0805R0200FEA | 805 |
| 50 | R19, R22, R40, R44 | 4 | NP | RES SMD 10K OHM 1\% 1/10W 0402 | RC0402FR-0710KL | 402 |
| 51 | R25, R27, R28, R29 | 4 | 12 | RES SMD 12 OHM 5\% 1/10W 0402 | ERJ-2GEJ120X | 402 |
| 52 | R33 | 1 | 3 | RES SMD 3 OHM 1\% 1/8W 0805 | RC0805FR-073RL | 805 |
| 53 | R34 | 1 | 100K | RES SMD 100K OHM 1\% 1/10W 0603 | ERJ-3EKF1003V | 603 |
| 54 | R36, R37 | 2 | 0.1 | RES SMD 0.1 OHM 5\% 1/6W 0402 | ERJ-2BSJR10X | 402 |
| 55 | R38, R39 | 2 | 0 | RES SMD 0.0 OHM JUMPER 1/10W | RC0402JR-070RL | 402 |
| 56 | R45 | 1 | 220 | RES SMD 220 OHM 1\% 0.4W 0805 | RC1206FR-07220RL | 1206 |
| 57 | R46, R47 | 2 | 5.1k | RES SMD 5.1K OHM 5\% 1/16W 0402 | MCR01MRTJ512 | 402 |
| 58 | U1 | 1 | P9242-R | Medium Power Transmitter | P9242-R | socketqfn_48_6x6_0p4 |
| 59 | U2 | 1 | NP | SPIFLASH 2M-BIT 4KB UNIFORM SECT | W25X20CLUXIG TR | uson_2x3_8LD |

## 12. Package Outline Drawing

Figure 25. 48-VFQFN Package Outline Drawing


## 13. Recommended Land Pattern

Figure 26. 48-VFQFN Land Pattern Drawing


## 14. Special Notes: NDG 48-VFQFN Package Assembly

Unopened dry packaged parts have a one-year shelf life.
The HIC indicator card for newly-opened dry packaged parts should be checked. If there is any moisture content, the parts must be baked for a minimum of 8 hours at $125^{\circ} \mathrm{C}$ within 24 hours prior to the assembly reflow process.

## 15. Marking Diagram



1. Line 1: Company name and part number.
2. Line 2: -R is part of the part number, which is followed by the package code.
3. Line 3: "YYWW" is the last two digits of the year and two digits for the week that the part was assembled. \# is the device step. "\$" denotes the mark code.

## 16. Ordering Information

| Orderable Part <br> Number | Description and Package | MSL Rating | Shipping <br> Package | Ambient <br> Temperature |
| :---: | :---: | :--- | :--- | :--- |
| P9242-RNDGI8 | P9242-R Wireless Power Receiver for 15W <br> Applications, 48-VFQFN (6 x 6 mm$)$ package (NDG48) | MSL1 | Tape and reel | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

P9242-R Datasheet

## 17. Revision History

| Revision Date |  |
| :---: | :--- |
| December 16, 2016 | Initial release. |


| $J D D$ | Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 www.IDT.com | Sales <br> 1-800-345-7015 or 408-284-8200 <br> Fax: 408-284-2775 <br> www.IDT.com/go/sales | Tech Support www.IDT.com/go/support |
| :---: | :---: | :---: | :---: |

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guarante ed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.

