

# MOS INTEGRATED CIRCUIT

# $\mu$ PD78320,78322

## 16/8-BIT SINGLE-CHIP MICROCONTROLLER

#### DESCRIPTION

The  $\mu$ PD78322 is a 16-/8-bit single-chip microcontroller that incorporates a high-performance 16-bit CPU. The  $\mu$ PD78322 is one of 78K/III series.

A realtime pulse unit for realtime pulse control required in motor control, an A/D converter, a ROM, and a RAM have been integrated into one chip.

The  $\mu$ PD78322 incorporates 16K-byte mask ROM and 640-byte RAM.

The  $\mu$ PD78320 is provided as a ROM-less product of the  $\mu$ PD78322. Also, the  $\mu$ PD78P322 is provided as an on-chip PROM product.

Detailed information about product features and specifications can be found in the following document.  $\mu$ PD78322 User's Manual : IEU-1248

#### **FEATURES**

- Internal 16-bit architecture and external 8-bit data bus
- · High-speed processing by pipeline control and instruction prefetch
  - Minimum instruction execution time: 250 ns (with 16 MHz external clock in operation)
- Instruction set suitable for control operations ( $\mu$ PD78312 upward compatible)
  - Multiplication/division instruction (16 bits × 16 bits, 32 bits ÷ 16 bits)
  - · Bit manipulation instruction
  - String instruction, etc.
- On-chip high-function interrupt controller
  - 3-level priority specifiable
  - 3-type interrupt servicing mode selectable

(Vectored interrupt function, context switching function, and macro service function)

- Variety of peripheral hardware
  - Realtime pulse unit
  - 8-channel, 10-bit A/D converter
  - · Watchdog timer
- Powerful serial interface (with an on-chip dedicated baud rate generator)

• UART ..... 1 channel

SBI (NEC Standard Serial Bus Interface)
 3-wire serial I/O

#### **APPLICATIONS**

· Motor control devices

Unless there are any particular notices, the  $\mu$ PD78322 is described as the representative model in this document.

The information in this document is subject to change without notice.



## ORDERING INFORMATION


Part Number	Package	Internal ROM
μPD78320GF-3B9	80-pin plastic QFP (14 × 20 mm)	None
μPD78320GJ-5BJ	74-pin plastic QFP (20 × 20 mm)	None
μPD78320L	68-pin plastic QFJ (□950 mil)	None
$\mu$ PD78322GF-×××-3B9	80-pin plastic QFP (14 × 20 mm)	Mask ROM
$\mu$ PD78322GJ-×××-5BJ	74-pin plastic QFP (20 × 20 mm)	Mask ROM
$\mu$ PD78322L- $\times$ $\times$	68-pin plastic QFJ (□950 mil)	Mask ROM

**Remark**  $\times \times \times$  indicates ROM code number.




#### PIN CONFIGURATION

68-pin plastic QFJ (□ 950 mil)
 μPD78320L
 μPD78322L-xxx






• 74-pin plastic QFP (20  $\times$  20 mm)  $\mu$ PD78320GJ-5BJ  $\mu$ PD78322GJ- $\times$  $\times$ -5BJ



Caution The NC pin should be connected to Vss for noise control (can also be left open).

• 80-pin plastic QFP (14  $\times$  20 mm)  $\mu$ PD78320GF-3B9

μPD78322GF-×××-3B9



Caution The NC pin should be connected to Vss for noise control (can also be left open).



TO10, TO11

RESET P00 to P07 : Port0 : Reset P20 to P27 : Port2 X1, X2 : Crystal : Port3 WDTO P30 to P34 : Watchdog Timer Output : External Access P40 to P47 ĒΑ : Port4 P50 to P57 : Turbo Mode : Port5 TMD TAS : Turbo Access Strobe P70 to P77 : Port7 P80 to P85 : Port8  $\overline{\mathsf{WR}}$ : Write Strobe P90 to P93 : Port9  $\overline{\mathsf{RD}}$ : Read Strobe NMI : Nonmaskable Interrupt **ASTB** : Address Strobe INTP0 to INTP6: Interrupt From Peripherals AD0 to AD7 : Address/Data Bus : Address Bus RTP0 to RTP7 : Realtime Port A8 to A15 ΤI : Timer Input AN0 to AN7 : Analog Input TxD: Transmit Data  $\mathsf{AV}_\mathsf{REF}$ : Analog Reference Voltage RxD: Receive Data **AVss** : Analog Vss SB0/SO : Serial Bus/Serial Output  $AV_{DD}$ : Analog VDD SB1/SI : Serial Bus/Serial Input VDD : Power Supply : Serial Clock SCK Vss : Ground TO00 to TO03 : Non-connection NC

Timer Output



## GENERAL DESCRIPTION OF FUNCTIONS


Basic instructions	111
Minimum instruction execution time	250 ns (with 16 MHz external clock in operation)
Internal memory	• ROM : 16384 × 8 bits (μPD78322) None (μPD78320) • RAM : 640 × 8 bits
Memory space	64K bytes
General registers	8 bits × 16 × 8 banks (memory mapping)
I/O line	• Input port : 16 (dual-function as analog input: 8) • Input/output port : 39 (μPD78322) 21 (μPD78320)
Realtime pulse unit	• 18-/16-bit free running timer × 1  • 16-bit timer/event counter × 1  • 16-bit compare register × 6  • 18-bit capture register × 4  • 18-bit capture/compare register × 2  • Realtime output port × 8
Serial communication interface	Serial interface with a dedicated baud rate generator  • UART : 1 channel  • SBI (NEC Serial Bus Interface) : 1 channel
A/D converter	10-bit resolution (8 analog inputs)
Interrupt	External : 8, internal : 14 (dual-function as external : 2)     3 servicing modes     (vectored interrupt function, context switching function, and macro service function)
Test factor	Internal : 1
Standby	STOP mode/HALT mode
Instruction set 16-bit transfer/operation instruction, multiplication/division instruction (16 × 16, 32 ÷ 16), bit lation instruction, string instruction, etc.	
Others	On-chip watchdog timer
Package	• 68-pin plastic QFJ (☐ 950 mil)     • 74-pin plastic QFP (20 × 20 mm)     • 80-pin plastic QFP (14 × 20 mm)



# DIFFERENCES BETWEEN $\mu$ PD78322 AND 78320

Product Name Item		μPD78322	μPD78320	
Internal ROM		16K bytes	None	
	Input	16 (dual-function a	as analog input: 8)	
I/O line	Input /output	39	21	
Port 4 (P40 to P47)		Specifiable as I/O as an 8-bit unit. Functions as multiplexed address/data buses (AD0 to AD7) in the external memory expansion mode.	Functions always as multiplexed address/data buses.	
Port 5 (P50 to P57)		Specifiable as I/O bit-wise. Functions as address bus (A8 to A15) in the external memory expansion mode.	Functions always as address bus.	
Port 9 (P90 to P93)		Specifiable as I/O bit-wise.  In the external memory expansion mode, P90 and P91 function as RD strobe signal output and WR strobe signal output, respectively. In the external memory high-speed fetch mode, P92 and P93 function as TAS output and TMD output, respectively.	Always P90 and P91 function as $\overline{RD}$ strobe and $\overline{WR}$ strobe signal output, respectively.	
Memory expansion mode register (MM)		Port 4 I/O mode is set as an 8-bit unit .	In the $\mu$ PD78322 emulation mode, turbo access manager ( $\mu$ PD71P301) $^{\rm Note}$ PA and PB pins	
Port 5 mode register (PM5)		Port 5 I/O mode is set bit-wise.	are controlled as port 4 and port 5 emulation pins.	

## ★ Note Maintenance product





# CONTENTS

1.	LIST	OF PIN FUNCTIONS	12				
	1.1	PORT PINS	12				
	1.2	NON-PORT PINS	13				
	1.3	PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS	15				
2.	CPU	ARCHITECTURE	17				
	2.1	MEMORY SPACE	17				
	2.2	PROCESSOR REGISTERS	20				
		2.2.1 Control Registers	21				
		2.2.2 General Registers	23				
		2.2.3 Special Function Registers (SFR)	25				
	2.3	DATA MEMORY ADDRESSING	30				
		2.3.1 General Register Addressing	30				
		2.3.2 Short Direct Addressing	30				
		2.3.3 Special Function Register (SFR) Addressing	30				
3.	BLO	CK FUNCTIONS	31				
	3.1	BUS CONTROL UNIT (BCU)	31				
	3.2	EXECUTION UNIT (EXU)	31				
	3.3	ROM/RAM	31				
	3.4	INTERRUPT CONTROLLER	31				
	3.5	PORT FUNCTIONS	32				
	3.6	CLOCK GENERATOR	33				
	3.7	REALTIME PULSE UNIT (RPU)	35				
		3.7.1 Configuration	35				
		3.7.2 Realtime Output Function	37				
	3.8	A/D CONVERTER	38				
	3.9	SERIAL INTERFACE	38				
	3.10	WATCHDOG TIMER	41				
4.	INTE	RRUPT FUNCTIONS	42				
	4.1	OVERVIEW	42				
	4.2	MACRO SERVICE	44				
	4.3	CONTEXT SWITCHING FUNCTION	45				
		4.3.1 Context Switching Function by Interrupt Request	45				
		4.3.2 Context Switching Function by BRKCS Instruction	46				
5.	STA	NDBY FUNCTIONS	47				
6.	EXT	ERNAL DEVICE EXPANSION FUNCTION	48				
7.	OPERATION AFTER RESET						
8.	INSTRUCTION SET						
9.	ELE	CTRICAL SPECIFICATIONS	64				

NEC

10. PACKAGE DRAWINGS	75	
11. RECOMMENDED SOLDERING CONDITIONS	78	
APPENDIX A. LIST OF 78K/III SERIES PRODUCTS	79	
APPENDIX B. TOOLS	_	
B.1 DEVELOPMENT TOOL	. 81	
B.2 EVALUATION TOOL	. 85	
B.3 FMBFDDFD SOFTWARE	. 85	4



## 1. LIST OF PIN FUNCTIONS

## 1.1 PORT PINS

Pin Name	I/O	Function	Dual- Function Pin
			Function Fin
P00 to P07	Input/ output	Port 0 8-bit input/output port Input/output can be specified bit-wise Also serves as a realtime output port.	RTP0 to
P20		7.000 del ved de à l'éditime ediput port.	NMI
P21			INTP0
P22			INTP1
P23		Port 2	INTP2
P24	Input	8-bit dedicated input port	INTP3
P25			INTP4
P26			INTP5
P27			INTP6/TI
P30			TxD
P31		Port 3	RxD
P32	Input/		SO/SB0
P33	output		SI/SB1
P34			SCK
P40 to P47	Input/ output	Port 4 8-bit input/output port Input/output can be specified in 8-bit unit.	AD0 to AD7
P50 to P57	Input/ output	Port 5 8-bit input/output port Input/output can be specified bit-wise	A8 to A15
P70 to P77	Input	Port 7 8-bit dedicated input port	AN0 to AN7
P80			TO00
P81	1		TO01
P82		Port 8 6-bit input/output port	TO02
P83		Input/output can be specified bit-wise	TO03
P84			TO10
P85			TO11
P90			RD
P91	Input/	Port 9 4-bit input/output port	WR
P92	output	Input/output can be specified bit-wise	TAS
P93			TMD



## 1.2 NON-PORT PINS (1/2)

Pin Name	I/O	Function	Dual- Function Pin			
RTP0 to RTP7	Output	Realtime output port which generates pulses in synchronization with the trigger signal transmitted from the realtime pulse unit (RPU).				
NMI	Input	Nonmaskable interrupot request input capable of specifying the effective at the rising or falling edge by a mode register.				
INTP0						
INTP1						
INTP2			P23			
INTP3	Input	External interrupt request input capable of specifying the effective edgy by a mode	P24			
INTP4		register.	P25			
INTP5			P26			
INTP6			P27/TI			
TI	Input	External count clock input to timer 1 (TM1)	P27/INTP6			
TxD	Output	Serial data output of asynchronous serial interface (UART)	P30			
RxD	Input	Serial data input of asynchronous serial interface (UART)	P31			
SO	Output	Serial data output of clocked serial interface in 3-wire mode	P32/SB0			
SI	Input	Serial data input of clocked serial interface in 3-wire mode	P33/SB1			
SB0	Input	tput Serial data input/output of clocked serial interface in SBI mode  put Serial clock input/output of clocked serial interface				
SB1	/output					
SCK	Input /output					
AD0 to AD7	Input /output	Multiplexed address/data bus for external memory expansion	P40 to P47			
A8 to A15	Output	Address bus for external memory expansion	P50 to P57			
TO00			P80			
TO01			P81			
TO02	_		P82			
TO03		P83				
TO10						
TO11			P85			
RD		Strobe signal output generated for external memory read operation	P90			
WR	0	Output  Strobe signal output generated for external memory write operation  Control signal output generated for access to turbo access manager µPD71P301Note				
TAS	- Output					
TMD						
WDTO	Output	Signal output indicating that the watchdog timer has generated a nonmascable interrupt.	_			
ASTB	Output	Timing signal output generated for externally latching the lower address information output from pins AD0 to AD7 in order to access the external memory.				

Note Maintenance product

×



# 1.2 NON- PORT PINS (2/2)

Pin Name	I/O	Function	Dual- Function Pin
ĒĀ	Input	In the $\mu$ PD78322, $\overline{EA}$ pin is normally connected to V <sub>DD</sub> . Connecting $\overline{EA}$ pin to V <sub>SS</sub> sets the ROM-less mode and accesses the external memory. In the $\mu$ PD78320, this pin should be fixed to "0" (low level). The $\overline{EA}$ pin level cannot be changed during operation.	_
AN0 to AN7	Input	A/D converter analog input	_
AVREF	Input	A/D converter reference voltage input	_
AV <sub>DD</sub>		A/D converter analog power supply	_
AVss	_	A/D converter GND	_
RESET	Input	System reset input	_
X1	Input	Crystal connect pin for sysem clock oscillation. When an external clock is supplied,	_
X2	_	the clock is input to X1 and the inverted clock is input to X2. (X2 can also be left open.)	
V <sub>DD</sub>		Positive power supply	
Vss	_	GND pin	_
NC	_	Not internally connected. Connected to Vss (GND) (can also be left open).	_



## 1.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS


The pin input/output circuits, partly simplified, are shown in Table 1-1 and Figure 1-1.

Table 1-1. I/O Circuit Types of Pins and their Recommended Connection Methods when Unused

Pin	Input/Output Circuit Type	Recommended Connection Method
P00 to P07/RTP0 to RTP7	5	Input mode : Individually connected to V <sub>DD</sub> or Vss via resistor  Output mode : Leave open
P20/NMI P21 to P26/INTP0 to INTP5 P27/INTP6/TI	2	Connected to Vss
P30/TxD P31/RxD	5	
P32/SO/SB0 P33/SI/SB1 P34/SCK	8	Input mode : Individually connected to Vpp or Vss via resistor Output mode : Leave open
P40 to P47/AD0 to AD7 P50 to P57/A8 to A15	5	
P70 to P77/AN0 to AN7	9	Connected to Vss
P80 to P83/T000 to T005 P84, P85/T010, T011	5	Input mode : Individually connected to V <sub>DD</sub> or V <sub>SS</sub> via
P90/RD P91/WR P92/TAS P93/TMD	5	resistor Output mode: Leave open
WDTO	3	
ASTB	4	Leave open
ĒĀ	1	
RESET	2	
AVREF, AVSS		Connected to Vss
AVDD		Connected to V <sub>DD</sub>
NC		Connected to Vss (can also be left open)



Figure 1-1. Pin Input/Output Circuits





#### 2. CPU ARCHITECTURE

#### 2.1 MEMORY SPACE

In the  $\mu$ PD78322 a maximum of 64K bytes of memory can be addressed (see **Figure 2-1**).

Program fetches can be performed within the area from 0000H to FDFFH. However, when external memory expansion is implemented in the area from FE00H to FFFFH (main RAM and special function register area), program fetches can also be performed on this area. In this case, a program fetch is performed on the external memory, not on the main RAM or special function registers.

#### (1) Vector table area

Interrupt request from the peripheral hardware, reset input, external interrupt request and interrupt branch address by break instruction are stored in the 0000H to 003FH 64-byte area. Generation of an interrupt request sets the even address content of each table in the lower 8 bits of the program counter (PC) and the odd address content in the higher 8 bits, and a branch is made.

Interrupt Sou	Table Address	
RESET	(RESET pin input)	0000H
NMI	(NMI pin input)	0002H
WDT	(Watchdog timer)	0004H
TMF0	(Realtime pulse unit)	0006H
EXF0	(INTP0 pin input)	H8000
EXF1	(INTP1 pin input)	000AH
EXF2	(INTP2 pin input)	000CH
EXF3	(INTP3 pin input)	000EH
EXF4/CCFX0	(INTP4 pin input/realtime pulse unit)	0010H
EXF5/CCFX1	(INTP5 pin input/realtime pulse unit)	0012H
EXF6/TI	(INTP6/TI pin input)	0014H
CMF00	(Realtime pulse unit)	0016H
CMF01	(Realtime pulse unit)	0018H
CMF02	(Realtime pulse unit)	001AH
CMF03	(Realtime pulse unit)	001CH
CMF10	(Realtime pulse unit)	001EH
CMF11	(Realtime pulse unit)	0020H
SRF	(Serial receive complete)	0024H
STF	(Serial send complete)	0026H
CSIIF	(Clocked serial interface)	0028H
ADF	(A/D converter)	002AH
Operation code	e trap	003CH
BRK	(Break instruction)	003EH

If bit 1 (TPF) of CPU control word (CCW) is set to 1, the 8002H to 803FH external memory area is used as an interrupt vector table in place of 0002H to 003FH.



#### (2) CALLT table area

32 tables of call addresses of 1-byte call instruction (CALLT) can be stored in the 0040H to 007FH 64-byte area. If bit 1 (TPF) of CPU control word (CCW) is set to 1, the 8040H to 807FH external memory area is used as a CALLT instruction table in place of 0040H to 007FH.

#### (3) CALLF entry area

The 0800H to 0FFFH area can be directly subroutine-called by 2-byte call instruction (CALLF).

#### (4) Internal RAM area

A 640-byte RAM is built in FC80H to FEFFH area.

This area is composed of the following 2 RAMs.

Peripheral RAM : FC80H to FDFFH (384 bytes)Main RAM : FE00H to FEFFH (256 bytes)

The main RAM can be accessed at high speed.

In the main RAM area, the macro service control word and general register group composed of 8 register banks are mapped onto the 36 bytes from FE06H to FE2BH and the 128 bytes from FE80H to FEFFH, respectively.

#### (5) Special function register (SFR) area

Registers having specially assigned functions, such as on-chip peripheral hardware mode registers and control registers, are mapped in the FF00H to FFFFH area. Addresses without mapped registers cannot be accessed.

#### (6) External memory area

The  $\mu$ PD78322 can add external memories (ROM, RAM) to the 48K-byte (4000H to FFFFH) area gradually.

The μPD78320 can connect external memories (ROM, RAM) to the 64K-byte (0000H to FFFFH) area.


Each external memory can be accessed using P40/AD0 to P47/AD7 (multiplexed address/data bus), P50/A8 to P57/A15 (address bus) and  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  and ASTB signals.

The external access area is mapped in the FFD0H to FFDFH 16-byte area of the special function register (SFR). In this way, the external memory can be accessed by SFR addressing.

Dedicated pins ( $\overline{TAS}$  and TMD pins) are provided to connect turbo access manager ( $\mu$ PD71P301)<sup>Note</sup>. If the  $\mu$ PD71P301 is used, the program processing speed equal to that of the internal ROM can be obtained.

Note Maintenance product

Figure 2-1. Memory Map



Note Accessed in external memory expansion mode.


Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.




#### 2.2 PROCESSOR REGISTERS

The processor registers consist mainly of three groups. They are general registers consisting of 8 banks of sixteen 8-bit registers, control registers consisting of one 8-bit register and three 16-bit registers, and special function registers such as peripheral hardware I/O mode registers.

Figure 2-2. Register Configuration



Special Function Registers



Remark The CCWs of the control registers are mapped in the special function register (SFR) area.



#### 2.2.1 Control Register

The control registers carry out dedicated functions such as control of the program sequence, status and stack memory, and modification of operand addressing. They consist of three 16-bit registers and one 8-bit register.

#### (1) Program counter (PC)

This is a 16-bit register which holds the address information of the next program to be executed. It is normally incremented according to the number of bytes of the instruction to be fetched. If an instruction with data branch is executed, immediate data and the register content are set. RESET input sets and branches the data of 0000H and 0001H reset vector tables in the PC.

#### (2) Program status word (PSW)

This is a 16-bit register consisting of various flags which are set or reset by the result of instruction execution. Read/write access is carried out in units of the higher 8 bits (PSWH) or lower 8 bits (PSWL). Each flag can be manipulated using the bit manipulation instruction. If an interrupt request is made or BRK instruction is executed, data is automatically saved in the stack and is recovered by RETI or RETB instruction.

All bits are reset to 0 by RESET input.

7 3 0 **PSWH** UF RBS2 RBS1 RBS0 O 0 0 6 5 4 3 2 0 **PSWL RSS** AC ΙE P/V LT CY

Figure 2-3. PSW Format

#### (a) Interrupt priority level transition flag (LT)

This flag is used to control the interrupt priority. For normal operation of the interrupt control circuit, this bit must not be manipulated by a program.

#### (b) Carry flag (CY)

If a carry is generated out of bit 7 or 15 as a result of the execution of an operation instruction or a borrow is generated into bit 7 or 15, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction.

When a bit manipulation instruction is executed, this flag functions as a bit accumulator.

#### (c) Zero flag (Z)

When the operation result is zero, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction.

#### (d) Sign flag (S)

When MSB of the operation result is "1", this flag is set to 1. When the MSB is "0", this flag is reset to 0. This flag can be tested by the conditional branch instruction.

#### (e) Parity/overflow flag (P/V)

Only when an overflow or underflow occurs as two's complement during execution of an arithmetic operation instruction, this flag is set to 1. In all other cases, it is reset to 0 (overflow flag operation).

If the bit number of the operation result set to 1 is even during execution of an logic operation instruction, this flag is set to 1. If the bit number is odd, this flag is reset to 0 (parity flag operation).

This flag can be tested by the conditional branch instruction.



#### (f) Auxiliary carry flag (AC)

If a carry is generated out of bit 3 as a result of operation or a borrow is generated into bit 3, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction.

#### (g) Register set select flag (RSS)

This flag is used to specify general registers which function as X, A, C and B. As shown in Table 2-1, the RSS value determines the relationship between the functional register and the absolute register.

Thus, another register set (X, A, C, B) can be used by switching the RSS flag.

#### (h) Interrupt request enable flag (IE)

This flag is used to indicate interrupt request enable/disable. This flag is set to 1 by execution of EI instruction and is reset to 0 by execution of DI instruction or acceptance of an interrupt.

#### (i) Register bank select flag (RBS0 to RBS2)

This is a 3-bit flag to select one of eight register banks (RBANK0 to RBANK7).

#### (j) User flag (UF)

This flag is set or reset in the user program and can be used for program control.

#### (3) Stack pointer (SP)

This is a 16-bit register which holds the first address of the stack area (LIFO format) of the memory. It is manipulated by a dedicated instruction.

SP is decremented before write (save) operation into the stack memory and is incremented after read (restore) operation from the stack memory.

Since SP becomes indeterminate by RESET input, it must be set before subroutine call, etc..



## (4) CPU control word (CCW)

This is an 8-bit register consisting of CPU control related flags. It is mapped in the special function register area and can be controlled by the software. All bits are reset to 0 by RESET input.

Figure 2-4. CCW Format

7	6	5	4	3	2	1	0	_
0	0	0	0	0	0	TPF	0	ccw

#### • Table position flag (TPF)

This flag is used to specify the interrupt vector table area and the memory area used as CALLT instruction table area. As TPF has been reset to 0 after application of RESET input, the 0000H to 007FH address is used as each table area. The 8002H to 807FH address of the external memory area in place of 0002H to 007FH address can be used as each table area by setting TPF to 1 using the software. The vector tables of the BRK instruction, operation code trap interrupt and reset input are fixed to 003EH, 003CH and 0000H, respectively, and they are not affected by TPF.

#### 2.2.2 General Registers

These are 128-byte registers mapped in the special area (FE80H to FEFFH) of the internal RAM space. They consist of eight register banks. The general register in the bank consists of sixteen 8-bit registers.

8-Bit Processing 16-Bit Processing **FEFFH** RBNK0 R15 R14 RP7 (FH) (EH) RBNK1 R13 R12 RP6 (CH) (DH) RBNK2 R11 R10 RP5 (BH) (AH) RBNK3 R8 RP4 (8H) (9H) RBNK4 R7 R6 RP3 (7H) (6H) RBNK5 R5 R4 RP2 (5H) (4H) RBNK6 R3 R2 RP1 (3H) (2H) FE80H RBNK7 R1 R0 RP0 (1H) (0H)

0 7

15

0

Figure 2-5. General Register Memory Location



The sixteen 8-bit registers can function as eight 16-bit register pairs (RP0 to RP7) as well.

As shown in Table 2-1, the sixteen 8-bit registers are characterized by functional names. The X register functions as the lower half of the 16-bit accumulator, the A register functions as the upper half of the 8-bit or 16-bit accumulator, the B and C registers function as counters, and DE, HL, VP and UP function as address register pairs. In particular the VP register functions as a base register and the UP register functions as a user stack pointer.

The unique function register changes as shown in Table 2-1 according to the value of the register set select flag (RSS) in the PSW.

Thus, if the program is described by the functional name, another register set of X, A, C and B can be used by means of the RSS flag.

The  $\mu$ PD78322 can carry out processed data addressing operations, implied addressing by functional names with importance attached to the unique function of each register and register addressing by absolute names with a view to fast processing with a small number of data transfers or creating highly descriptive programs.

Table 2-1. General Register Configuration

Absolute	Functional Name			
Name	RSS = 0	RSS = 1		
R0	X			
R1	А			
R2	С			
R3	В			
R4		Х		
R5		А		
R6		С		
R7		В		
R8	VPL	VP∟		
R9	VРн	VРн		
R10	UP∟	UPL		
R11	UРн	UРн		
R12	E	E		
R13	D	D		
R14	L	L		
R15	Н	Н		

Absolute	Functional Name			
Name	RSS = 0	RSS = 1		
RP0	AX			
RP1	ВС			
RP2		AX		
RP3		ВС		
RP4	VP	VP		
RP5	UP	UP		
RP6	DE	DE		
RP7	HL	HL		



#### 2.2.3 Special Function Registers (SFR)

These registers are provided with special functions. They include various peripheral hardware mode registers and control registers (CCW).

The special function registers are assigned in the FF00H to FFFFH 256-byte space. Short direct memory addressing is applied to the FF00H to FF1FH 32-byte area for processing with a short word length.

The bit manipulation, arithmetic and transfer instructions can be executed in all areas. The FFD0H to FFDFH 16-byte area is externally accessible by SFR addressing. Thus, the external memory can be accessed and the external device bit manipulation can be carried out by an instruction having a short word length.

Table 2-2 lists the special function registers (SFR). The items in the table have the following meanings.

• Symbol...... Indicates the address of the built-in special function register.

Can be described in the instruction operand column.

• R/W.....Indicates if the corresponding special function register can read or write.

R/W: Read/write enable

R : Read only enable (register bit test enable)

W: Write only enable

• Manipulable bit unit

......Indicates the applicable manipulation bit unit for the corresponding special function register.

16-bit manipulable SFR can be described in operand sfrp. When specified by an address, an even address is described.

1-bit manipulable SFR can be described by the bit manipulation instruction.

• On reset ......Indicates the state of each register when RESET is input.

Cautions 1. Addresses for which no special function registers have been assigned cannot be accessed in the FF00H to FFFFH area.

2. Do not write to the read only register. If data is written, the internal circuit may malfunction.



Table 2-2. List of Special Function Registers (1/4)

Address	Special Function Register (SER) Name	Symbol	R/W	Manipulable Bit Unit			On Reset
Address	Special Function Register (SFR) Name	Symbol	IK/VV	1 bit	8 bits	16 bits	On Reset
FF00H	Port 0	P0	P0 R/W		0		
FF02H	Port 2	P2	R	_	0		
FF03H	Port 3	P3	≥3		0	-	
FF04H	Port 4	P4	R/W	0	0 0		
FF05H	Port 5	P5		0	0		Undefined
FF07H	Port 7	P7	R	_	0	_	
FF08H	Port 8	P8	5 044	0	0		
FF09H	Port 9	P9	R/W	0	0		
FF0AH	Free running counter	T1401114					
FF0BH	(lower 16 bits) Note	TM0LW				0	0000H
FF10H	Capture register X0	071/01/11		_	_		
FF11H	(lower 16 bits) Note	CTX0LW		_			
FF12H	Capture register 01					- 0	
FF13H	(lower 16 bits) Note	CT01LW	R				
FF14H	Capture register 02					- 0	Undefined
FF15H	(lower 16 bits) Note	CT02LW	2LW				
FF16H	Capture register 03						
FF17H	(lower 16 bits) Note	CT03LW					
FF18H	Capture/compoare register X0			_			
FF19H	(lower 16 bits) Note	CCX0LW	CCX0LW			0	_
FF1AH	Capture/compoare register 01	R/W		_			
FF1BH	(lower 16 bits) Note	CC01LW		_			
FF20H	Port 0 mode register	PM0		_	0		FFH
FF23H	Port 3 mode register	PM3 PM5 W			0		×××1 1111B
FF25H	Port 5 mode register				0		FFH
FF28H	Port 8 mode register	PM8	-		0		××11 1111B
FF29H	Port 9 mode register	PM9			0	_	×××× 1111B
FF2AH	Free runnting counter		_				
FF2BH	(higher 16 bits) Note	TMOUW					
FF2CH			1				0000H
FF2DH	Timer register 1 TM1			_		0	
FF30H	Capture register X0						
FF31H	(higher 16 bits) Note	CTX0UW	R			- 0	
FF32H	Capture register 01	CT01UW		_			Undefined
FF33H	(higher 16 bits) Note					0	
FF34H	Capture register 02		1	_	_		
FF35H	(higher 16 bits) Note	CT02UW					

Note Upper or lower half of 18-bit register.



Table 2-2. List of Special Function Registers (2/4)

Address	Special Function Posistor (SED) Name	Symbol	R/W	Manipulable Bit Unit			On Reset
Ороски г инск	Special Function Register (SFR) Name			1 bit	8 bits	16 bits	On Reset
FF36H	Capture register 03	CT03UW R				0	
FF37H	(higher 16 bits) Note						
FF38H	Capture/compoare register X0	CCX0UW		_			Undefined
FF39H	(higher 16 bits) Note			_			
FF3AH	Capture/compoare register 01	CC01UW	R/W			(	
FF3BH	(higher 16 bits) Note	CCOTOV		_		0	
FF40H	Port 0 mode control register	PMC0	W	_	0		
FF41H	Realtime output port set register	RTPS	R/W	0	0		00H
FF43H	Port 3 mode control register	PMC3		_	0		×××0 0000B
FF48H	Port 8 mode control register	PMC8	W	_	0	-	××00 0000B
FF4CH				_			Undefined
FF4DH	Baud rate generator	BRG		_			
FF60H	Realtime output port register	RTP	D 0.44	0	0	_	
FF61H	Realtime output port reset register	RTPR	- R/W	0	0	_	
FF62H	Port read control register	PRDC		0	0	_	00H
FF68H	A/D converter mode register	ADM		0	0		
	A/D conversion result register	4000					
FF6AH	(for 16-bit access)	ADCR	ADCR R			0	_
	A/D conversion result register	ADODU			_ 0 _		
FF6BH	(for upper 8-bit access)	ADCRH					
FF70H		CM00 R/W					
FF71H	Compare register 00					- 0	
FF72H	200				_		
FF73H	Compare register 01	CM01					Undefined
FF74H	_		1				
FF75H	Compare register 02	Compare register 02 CM02					
FF76H	_						
FF77H	Compare register 03 CM03					0	
FF7CH			1				
FF7DH	Compare register 10 CN		CM10 R/W				_
FF7EH		npare register 11 CM11					
FF7FH	Compare register 11						
FF80H	Clocked serial interface mode register	CSIM	1	0	0		
FF82H	Serial bus interface control register	SBIC	1	0	0		00H
FF86H	Serial I/O shift register	SIO	1	0	0		Undefined

Note Upper or lower half of 18-bit register.



Table 2-2. List of Special Function Registers (3/4)

Address	Charles Function Desirter (CFD) None	Symbol		R/W	Manipulable Bit Unit			On Reset			
Address	Special Function Register (SFR) Name			R/VV	1 bit	8 bits	16 bits	On Reset			
FF88H	Asynchronous serial interface mode register		SIM	R/W	0	0		80H			
FF8AH	Asynchronous serial interface status register		SIS	R	0	0	_	00H			
FF8CH	Serial receive buffer :UART	R)	ΚB		_	0		Undefined			
FF8EH	Serial send shift register :UART	T	(S	W		0		Ondenned			
FFB0H	Timer control register	TN	ЛC		0	0					
FFB1H	Baud rate generator mode register	BR	GM		0	0					
FFB2H	Prescalar mode register	PF	RM	R/W	0	0		00H			
FFB8H	Timer output control register 0	TC	C0	R/VV	0	0		ООН			
FFB9H	Timer output control register 1	TO	C1		0	0					
FFBFH	RPU mode register	RP	UM		0	0					
FFC0H	Standby control register	ST	вс	R/WNote	0	0		0000 × 000B			
FFC1H	CPU control word		W	R/W	0	0					
FFC2H	Watchdog timer mode register		MC	R/WNote	0	0		00H			
FFC4H	Memory expansion mode register		М		0	0					
FFC6H	Programmable wait control register		VC		0	0		22H			
FFC9H	Fetch cycle control register		CC		0	0		00H			
FFD0H to	External acces area				0	0	_	Undefined			
FFE0H	Interrupt request flag rgister 0L	IF0L		-	0	0					
FFE1H	Interrupt request flag rgister 0H	IF0H	IF0		0	0		00H			
FFE2H	Interrupt request flag rgister 1L	IF1L	IF1I		<u> </u>			0	0		
FFE3H	_	<b> </b>	IF1			_					
FFE4H	Interrupt mask flag rgister 0L	MK0L		R/W	0	0					
FFE5H	Interrupt mask flag rgister 0H	MK0H	MK0		0	0		FFH			
FFE6H	Interrupt mask flag rgister 1L	MK1L			NU(4	]	0	0		×××× ×111B	
FFE7H	_					_					
FFE8H	Priority specify bufer register 0L	PB0L				1	0	0			
FFE9H	Priority specify bufer register 0H	PB0H PB0			0	0		00H			
FFEAH	Priority specify bufer register 1L	PB1L			0	0					
FFEBH	_		PB1								
FFECH	Interrupt servicing mode specify register 0L	ISM0L		] [	0	0					
FFEDH	Interrupt servicing mode specify register 0H	ISM0H	ISM0H ISM0				0	0	- 0	00H	
FFEEH	Interrupt servicing mode specify register 1L	ISM1L	10144	]	0	0					
FFEFH	:H		ISM1								

Note Write enable in case of special instructions.

Manipulable Bit Unit Address R/W On Reset Symbol Special Function Register (SFR) Name 1 bit 8 bits 16 bits  $\bigcirc$ 0 FFF0H Context switching enable register 0L CSE0L 0 CSE<sub>0</sub>  $\bigcirc$ 0 FFF1H Context switching enable register 0H 00H CSE0H FFF2H  $\bigcirc$  $\bigcirc$ Context switching enable register 1L CSE1L  $\bigcirc$ R/W CSE<sub>1</sub> FFF3H FFF4H  $\bigcirc$ 0 External interupt mode register 0 INTM0 FFF5H  $\bigcirc$  $\bigcirc$ External interupt mode register 1 INTM1 00H 0 FFF8H In-service priority register **ISPR** R  $\bigcirc$ 0 FFF9H Priority specify register **PRSL** R/W

Table 2-2. List of Special Function Registers (4/4)

#### 2.3 DATA MEMORY ADDRESSING

In the  $\mu$ PD78322, the internal RAM space (FC80H to FEFFH) and the special function register area (FF00H to FFFFH) are mapped in the FC80H to FFFFH area. In the FE20H to FF1FH space of the data memory, short direct addressing enables direct addressing by 1-byte data in an instruction word.




Figure 2-6. Data Memory Addressing

**Note** When  $\overline{EA} = L$ , or with the  $\mu$ PD78320, this is external memory.

Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.



#### 2.3.1 General Register Addressing

The general registers consist of eight register banks, each consisting of sixteen 8-bit registers or eight 16-bit registers. General register addressing is carried out using the register specify field of 3 or 4 bits supplied from an instruction word, the register bank select flag (RBS0 to RBS2) and the register set select flag (RSS) in the PSW.

#### 2.3.2 Short Direct Addressing

Short direct addressing which enables direct address specification by 1-byte data in an instruction word is applied to the FE20H to FF1FH space. The short direct memory is accessed as 8-bit or 16-bit data. When accessing the memory as 16-bit data, specification of even data for 1-byte address specify data will cause 2-byte data specified by continuous addresses of even and odd addresses to be accessed. (Do not specify odd number for address specify data.)

#### 2.3.3 Special Function Register (SFR) Addressing

This addressing is applied to operations for the special function register (SFR) mapped in the SFR area of FF00H to FFFFH. Addressing is performed by 1-byte data in the instruction word corresponding to the lower 8 bits of the special function register address. For 16-bit access of 16-bit manipulable SFR, 2-byte data specified by continuous even and odd addresses is accessed as is the case with short direct addressing.



#### 3. BLOCK FUNCTIONS

#### 3.1 BUS CONTROL UNIT (BCU)

In the BCU, the necessary bus cycle is started according to the physical address obtained by the execution unit (EXU). If no bus cycle startup request is made from the EXU, a prefetch address is generated and instruction prefetch is carried out. The prefetched operation code is fetched into the instruction queue.

## 3.2 EXECUTION UNIT (EXU)

In the EXU, address calculation, arithmetic logical operation and data transfer are controlled by microprograms. A 256-byte RAM is built in the EXU.

The 256-byte main RAM in the EXU is accessible by the relevant instruction faster than peripheral RAM (384 bytes).

#### 3.3 ROM/RAM

This block consists of a 16K-byte ROM and a 384-byte peripheral RAM. However, the  $\mu$ PD78320 does not incorporate ROM.

ROM access can be disabled by EA pin.

#### 3.4 INTERRUPT CONTROLLER

Various interrupt requests (NMI, INTP0 to INTP6) generated either externally or from the peripheral hardware are serviced by the context switch, vectored interrupt or macro service function.

The 3-level interrupt priority is also specified.



## 3.5 PORT FUNCTIONS

Table 3-1 lists the digital input/output ports.

Each port can carry out many control operations including 8 and other bit data input/output manipulations.

Table 3-1. Port Functions and Features


Port Name	Function	Feature	Remarks
Port 0	8-bit input/outpput	Specifiable bit-wise for input/output. Also specifiable for realtime output port	Dual-function as pins RTP0 to RTP7
Port 2	8-bit input	Input port pin. Functions as an external interrupt input.	Dual-function as pins NMI, INTP0 to INTP5, INTP6/TI
Port 3	5-bit input/output	Specifiable bit-wise for port pins or control pins.	Dual-function as pins TxD, RxD, SO/SB0, SI/SB1, SCK
Port 4	8-bit input/output	Specifiable in 8-bit units for input or output. Functions as the multiplexed address/data bus (AD0 to AD7) in the external memory expansion mode.	
Port 5	8-bit input/output	Specifiable bit-wise for input or output. Functions as the address bus (A8 to A15) in the external memory expansion mode. Pins which are not used as the address bus can be used as a port.	
Port 7	8-bit input	Input port pin. Also functions as analog input to the A/D converter.	Dual-function as pins AN0 to AN7
Port 8	6-bit input/output	Specifiable bit-wise for the port pin or control pin.	Dual-function as pins TO00 to TO03, TO10 to TO11
Port 9	4-bit input/output	Specifiable bit-wise for input/output. P90 and P91 function as RD output and WR output, respectively, in the external memory expansion mode. P92 and P93 function as TAS output and TMD output, respectively, in the external memory high-speed fetch mode.	



#### 3.6 CLOCK GENERATOR

The clock generator generates and controls internal system clocks (CLK) supplied to the CPU. It is configured as shown in Figure 3-1.

Figure 3-1. Clock Generator Block Diagram



**Remarks 1.** fxx : Crystal oscillator frequency

**2.** fx : External clock frequency

3. fclk: Internal system clock frequency

The system clock oscillator oscillates by a crystal resonator connected to X1 and X2 pins. It stops oscillating when set to the standby mode (STOP).

External clocks can be input to the system clock oscillator. In such cases, input a clock signal to the X1 pin and input the inverted clock signal to the X2 pin. The X2 pin can also be left open.


#### Caution When using external clocks, do not set the STBC STP bit.

The divider generates internal system clocks (fcLk) by dividing a system clock oscillator output (fxx for crystal oscillation and fx for external clocks) into two parts.




Figure 3-2. Externally-Mounted System Clock Oscillator

#### (a) Crystal oscillator



- (b) External clock
- (i) When the inverted phase of an external clock to be input to the X1 pin is input to the X2 pin
- (ii) When X2 pin is left open



Cautions 1. When the system clock oscillator is used, the following points should be noted concerning wiring within broken lines shown in Figure 3-2, in order to prevent the effects of wiring capacitance, etc.

- · Keep the wiring as short as possible.
- · Do not cross any other signal lines, and keep clear of lines in which a high fluctuating current flows.
- Ensure that oscillator capacitor connection points are always at the same potential as Vss.
   Do not ground in a ground pattern in which a high current flows.
- Do not take a signal from the oscillator.
- 2. When an external clock is input to the X1 pin and the X2 pin is left open, ensure that no loads such as wiring capacitance are connected to the X2 pin.



## 3.7 REALTIME PULSE UNIT (RPU)


This unit can measure pulse intervals and frequencies, and generate programmable pulse outputs.

It consists mainly of two timers. To flexibly cope with many applications, the configuration of registers connected to the timers can be changed using programs. To meet various applications, toggle output (6 max.) or set/reset output (4 max.) can be selected as timer output.

#### 3.7.1 Configuration

The realtime pulse unit is configured mainly of timer 0 (TM0) which functions as a 16-bit or 18-bit free running timer and timer 1 (TM1) which functions as a 16-bit timer/event counter shown in Figure 3-3.

Figure 3-3. Realtime Pulse Unit Configuration





# 3.7.2 Realtime Output Function

The realtime output port can set/reset port outputs bit-wise in synchronization with the trigger signal transmitted from the RPU (Realtime Pulse Unit). It enables to generate multi-channel synchronous pulses easily.

WRPORT PMC0n = 0P0n Output Latch INTCM03 WRRTPR RTPn R RTPR<sub>n</sub> WRPTP PMC0n = 1 Internal Bus **O** P0n D Q WRRTPS S Ò RTPS<sub>n</sub>  $PM0_n = 0$ INTCCX0 RD  $PM0_n = 1$ 

Figure 3-4. Realtime Output Port



#### 3.8 A/D CONVERTER

The  $\mu$ PD78322 incorporates a high-speed, high-resolution 10-bit analog/digital (A/D) converter. This A/D converter is equipped with eight analog inputs (AN0 to AN7) and A/D conversion result register (ADCR) which holds the conversion results.

Upon termination of conversion, the interrupt which can start the macro service is generated.

Sample & Hold Circuit AN0 O O AVREF AN1 O AN2 O-Input Circuit D/A Converter AN3 O-AN4 O-AN5 O-O AVss AN6 O AN7 ○ Comparator ADM (8) SAR (10) 10 10 8 Internal Bus ADCR (10) 10 Internal Bus

Figure 3-5. A/D Converter Block Diagram

#### 3.9 SERIAL INTERFACE

The  $\mu$ PD78322 is equipped with the following two independent channels for the serial interface function.

- Asynchronous serial interface
- · Clocked serial interface
  - 3-wire serial I/O mode
  - Serial bus interface mode (SBI mode)

Since the  $\mu$ PD78322 incorporates a baud rate generator, it can set any serial transfer rate irrespective of the operating frequency. The baud rate generator functions for the 2-channel serial interface in common.


The serial transfer rate can be selected from 75 bps to 19.2 Kbps by setting the mode register.

Internal Bus ASIM RXB Receive Buffer RXE PS1 PS0 CL BRG BRGM SL SCK ASIS Match 1 2 TXS FE Shift Register PE OVE Shift Register Clear Receive - fclк/8 Send Control Control -INTSER Parity → INTST Parity Addition Check → INTSR <u>1</u> <u>1</u> Selector Send/Receive Baud Rate Generator Output **Baud Rate Generator** fclk/4

Figure 3-6. Asynchronous Serial Interface Block Diagram

NEC

Figure 3-7. Block Diagram of Clocked Serial Interface





#### 3.10 WATCHDOG TIMER


The watchdog timer is used to prevent program overrun and deadlock. Normal operation of the program or system can be confirmed by checking that no watchdog timer interrupt has been generated. Thus, an instruction to clear the watchdog timer (timer start) is set into each program module.

If the watchdog timer clear instruction is not cleared within the time period set into the watchdog timer and the watchdog timer overflows, a watchdog timer interrupt is generated, and a low level is generated to  $\overline{\text{WDTO}}$  pin, thereby notifying of an error in the program.

The watchdog timer can also be used to maintain the oscillation stabilization time of the oscillator after the stop mode has been released.

Figure 3-8 shows the watchdog timer configuration.

Figure 3-8. Watchdog Timer Configuration






#### 4. INTERRUPT FUNCTIONS

#### 4.1 OVERVIEW

In the  $\mu$ PD78322, various interrupt requests generated externally or from the on-chip peripheral hardware are handled in the following three servicing modes.



Interrupt requests are classified into the following three groups.

- Nonmaskable interrupt requests
- Maskable interrupt requests
- Interrupt requests by software

Figure 4-1 shows the maskable interrupt request servicing modes. Table 4-1 gives a listing of interrupt factors which can be serviced.

Figure 4-1. Interrupt Request Servicing Modes

```
    ×× MK = 1 (Interrupt Masked)
    Vectored Interrupt and Macro Service Reserved
    ×× MK = 0 (Interrupt Unmasked)
    ×× ISM = 0 (Vectored Interrupt Servicing Mode)
    DI Vectored Interrupt Servicing Reserved
    EI
    ×× CSE = 0 Vectored Interrupt Servicing Executed
    ×× CSE = 1 Context Switching Executed
    ×× ISM = 1 (Macro Service Processing Mode)
    Macro Service Processing Executed
```



Table 4-1. List of Interrupt Factors

Interrupt	Default		Interrupt Factor	Generator	Macro	Vector Table
Request Type	Priority	Request Signal	Function	Unit	Servicez	Address
Software			BRK instruction			003EH
Software			Operation code trap			003CH
Non- maskable		NMI	NMI pin input	(External interrupt)		0002H
maskable		INTWDT	Watchdog timer	(WDT)		0004H
	0	INTOV	Timer 0 overflow	(RPU)		0006H
	1	INTP0	INTP0 pin input	(External)		0008H
	2	INTP1	INTP1 pin input	(External)		000AH
	3	INTP2	INTP2 pin input	(External)		000CH
	4	INTP3	INTP3 pin input	(Exteranl)		000EH
	5	INTP4/INTCCX0	INTP4 pin input/CCX0 match signal	(RPU/exteranl)		0010H
	6	INTP5/INTCC01	INTP5 pin input/CC01 match signal	(RPU/exteranl)		0012H
	7	INTP6/TI	INTP6 pin input/TI input	(Exteranl)		0014H
Maskable	8	INTCM00	CM00 match signal	(RPU)	A	0016H
Maskable	9	INTCM01	CM01 match signal	(RPU)	Available	0018H
	10	INTCM02	CM02 match signal	(RPU)		001AH
	11	INTCM03	CM03 match signal	(RPU)		001CH
	12	INTCM10	CM10 match signal	(RPU)		001EH
	13	INTCM11	CM11 match signal	(RPU)		0020H
	14	INTSR	Serial receive terminate interrupt	(UART)		0024H
	15	INTST	Serial send terminate interrupt	(UART)		0026H
	16	INTCSI	Serial send/receive interrupt	(CSI)		0028H
	17	INTAD	A/D conversion terminate interrupt	(A/D)		002AH
		INTSER <sup>Note</sup>	Serial receive error signal	(UART)		Note
Reset — RESET Reset inpu		Reset input			0000H	

Note This is a test factor. A vectored interrupt is not generated.




#### 4.2 MACRO SERVICE

The macro service function is executed at the interrupt request to carry out data operation and data transfer in hardware terms between the special function register area and the memory space.

Upon startup of the macro service, the CPU stops program execution temporarily. 1-byte/2-byte data operation, transfer, etc. are automatically carried out between the special function register (SFR) and the memory. Upon termination of the macro service, the interrupt request flag is reset to 0 and the CPU restarts program execution. When the CPU carries out the macro service operations as many as set into the macro service counter (MSC), a vectored interrupt request is generated after completion.

Figure 4-2. Macro Service Processing Sequence Example





#### 4.3 CONTEXT SWITCHING FUNCTION

This is the function to first select the specified register bank in hardware terms by generating an interrupt request or executing BRKCS instruction, to branch the selected register bank to the vector address prestored in the register bank, and also to stack the current PC and PSW contents into the register bank.

# 4.3.1 Context Switching Function by Interrupt Request

The context switching function start is enabled by setting the ××CSE bit preset at each interrupt request to 1.

If an unmasked interrupt request for which the context switching function has been enabled is generated in the EI state, the register bank which is specified by the lower 3 bits of the low address (even address) of the corresponding interrupt vector table address is selected. The vector address prestored in the selected register bank is transferred to the PC, the PC and PSW contents are saved into the register bank, and the operation is branched to the interrupt service routine. Return is by means of executing the RETCS instruction.

Register **Banks** (0 - 7)RBANK n Χ Α В С PC R5 R4 Exchange Save R7 R6 **PSW** UP Ε Н L

Figure 4-3. Context Switching by Interrupt Request Generation




## 4.3.2 Context Switching Function by BRKCS Instruction

The context switching function can be started by executing BRKCS instruction.

The context switched register bank is specified by the lower 3-bit immediate data of the 2nd operation code of BRKCS instruction. When BRKCS instruction is executed, the register bank specified by the 3-bit immediate data is selected, the vector address prestored in the register bank is set and branched to the PC, and the PC and PSW contents are saved into the register bank.

Return is by means of executing the RETCSB instruction.

Figure 4-4. Context Switching by Execution of BRKCS Instruction





## 5. STANDBY FUNCTIONS

The  $\mu$ PD78322 has the standby function to decrease the power consumption of the system. The following two modes are available for execution of the standby function.

- HALT mode ....... Mode for halting the CPU operation clock. The total power consumption of the system can be decreased by intermittent operation in combination with the normal operating mode.
- STOP mode ...... Mode for stopping the whole system by stopping the oscillator. Considerably low power consumption with leak current only can be set.

Each mode is set by the software. Figure 5-1 shows standby mode (STOP/HALT mode) transition.




Figure 5-1. Standby Status Transition

μPD71P301

connection mode

TAS

**TMD** 



mode

#### 6. EXTERNAL DEVICE EXPANSION FUNCTION

Except 00H

1

The  $\mu$ PD78322 can expand external devices (data memory, program memory or peripheral device) for areas (4000H to FFFFH) except the internal ROM and RAM areas. Tables 6-1 through 6-3 shows the pin used for external device access and the pin function setting procedure.

Table 6-1. Pin Function Setting ( $\mu$ PD78322)

Memory Expansion Fetch Cycle Pin Function Mode Register Control P92 P93 P40 to P47 P50 to P57 P90 P91 Register MM0 to MM2 MM7

EA Pin Remarks 0 00H General port Port mode 1 Setting prohibited General-External device 1 0 00H purpose port connection mode Set to A8 to Expansion AD0 to AD7  $\overline{\mathsf{RD}}$ WR

A15 in steps

For P50 to P57 pins, the number of bits which serve as address buses can be changed according to the externally expanded memory size. The memory can be expanded in steps from 256 bytes to about 48K bytes. The pins which are not used as the address bus can be used as the general-purpose input/output port.

Table 6-2. Port and Address Setting for Port 5 ( $\mu$ PD78322)

P57	P56	P55	P54	P53	P52	P51	P50	External Address Space
Port	256 bytes or less							
Port	Port	Port	Port	A11	A10	A9	A8	4K bytes or less
Port	Port	A13	A12	A11	A10	A9	A8	16K bytes or less
A15	A14	A13	A12	A11	A10	A9	A8	About 48K bytes or less

Table 6-3. Setting Pin Function ( $\mu$ PD78320)

EA Pin	Memory Expansion  Mode Register	Fetch Cycle Control		Pin Fu	ınction				Remarks		
	MM7	Register	AD0 to AD7	A8 to A15	RD	WR	P92	P93	Remarks		
ASTB							TAS	TMD	μPD78322 emulation mode		
0	0 00Н		AD to AD7	A8 to A15	RD	WR	General- purpose port		External device connection mode		
	1	Except 00H					TAS	TMD	μPD71P301 connection mode		



#### 7. OPERATION AFTER RESET

If the RESET input pin is set to the low level, the system reset is applied and each hardware becomes as initialized status (reset status). If RESET input becomes high level, the reset state is released and program execution is started. Initialize the contents of various registers in the program as required.

Change the number of cycles for the programmable wait control register and the fetch cycle control register as required in particular.

The RESET input pin is equipped with an analog delay noise eliminator to prevent malfunctioning due to noise.

- Cautions 1. While RESET is active (low level), all pins remain high impedance (except WDTO, AVREF, AVDD, AVSS, VDD, VSS, X1 and X2).
  - 2. If RAM has been expanded externally, mount a pull-up resistor to the P90/RD and P91/WR pins. It is possible that the P90/RD and P91/WR pins become high impedance resulting in an external RAM contents corruption. In addition, signals may collide on the address/data bus, resulting in the destruction of the input/output circuit.

RESET Input

Analog Analog Analog
Delay Delay Delay
Eliminated Δ Δ
as Noise Reset Reset
Acknowl- Release
edged

Figure 7-1. Reset Signal Acknowledge

For reset operation upon power-up, secure the oscillation stabilization time of about 40 msec from power-up to reset acknowledge as shown in Figure 7-2.




Figure 7-2. Reset Upon Power-Up



## 8. INSTRUCTION SET

This chapter covers instruction operations.

For the operation codes and the number of instruction execution clock cycles, see  $\mu$ PD78322 User's Manual (IEU-1248).

#### (1) Operand identifier and description method

In each instruction operand field, enter the operand using the description method for the instruction operand identifier (refer to the assembler specification for details). If two or more factors are included in the description method field, select one factor. The capital alphabetic letters and +, -, #, \$, ! and [] symbols are keywords and should be described as they are.

In case of immediate data, describe appropriate numeric values or labels. When describing labels, make sure to describe #, \$, ! and [] symbols.

Table 8-1. Operand Identifier and Description Method

Identifier	Description Method
r r1 r2	R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 R0, R1, R2, R3, R4, R5, R6, R7 C, B
rp rp1 rp2	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP
sfr sfrp	Special function register code (see <b>Table 2-2</b> ) Special function register code (16-bit manipulation enable register; see <b>Table 2-2</b> )
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (Two or more instructions can be described. Only PUSH and POP instructions can be described for RP5 and only PUSHU and POPU instructions can be described for PSW.)
mem	[DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP]; Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL]; Based indexed mode [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]; Based mode word[A], word[B], word[DE], word[HL]; Indexed mode
saddr saddrp	FE20H to FF1FH immediate data or label FE20H to FF1EH immediate data (bit0 = 0) or label (for 16-bit manipulation)
\$addr16 !addr16 addr11 addr5	0000H to FDFFH immediate data or label; relative addressing 0000H to FDFFH immediate data or label; immediate addressing (Up to FFFFH describable by MOV instruction) 800H to FFFH immediate data or label 40H to 7EH immediate data (bit0 = 0)Note or label
word byte bit n	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label 3-bit immediate data (0 to 7)

**Note** Do not make word access to bit0 = 1 (odd address).

# Remarks

- 1. Although rp and rp1 have the same describable register names, they generate different codes.
- 2. r, r1, rp, rp1 and post can be described with absolute names (R0 to R15, RP0 to RP7) as well as functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, UP (see **Table 2-1** for details of the relationships between the absolute and functional names).
- 3. Immediate addressing is enabled for all spaces. Relative addressing is only enabled from the first address of the subsequent instruction to the range of -128 to +127.



ction			es				Flag	js	
Instruction Group	Mnemonic	Operand	Bytes	Operation	s	Z	AC	P/V	CY
		r1, #byte	2	r1 ← byte					
		saddr, #byte	3	$(saddr) \leftarrow byte$					
		sfr <sup>Note</sup> , #byte	3	$sfr \leftarrow byte$					
		r, r1	2	r ← r1					
		A, r1	1	$A \leftarrow r1$					
		A, saddr	2	$A \leftarrow (saddr)$					
		saddr, A	2	$(saddr) \leftarrow A$					
		saddr, saddr	3	$(saddr) \leftarrow (saddr)$					
		A, sfr	2	$A \leftarrow sfr$					
		sfr, A	2	$sfr \leftarrow A$					
	MOV	A, mem	1-4	$A \leftarrow (mem)$					
tion	MOV	mem, A	1-4	$(mem) \leftarrow A$					
8-bit data transfer instruction		A, [saddrp]	2	$A \leftarrow ((saddrp))$					
ŗ		[saddrp], A	2	$((saddrp)) \leftarrow A$					
nsfe		A, !addr16	4	$A \leftarrow (addr16)$					
a tra		!addr16, A	4	(addr16) ← A					
t dat		PSWL, #byte	3	PSW∟ ← byte	×	×	×	×	×
8-bi		PSWH, #byte	3	PSW <sub>H</sub> ← byte					
		PSWL, A	2	$PSWL \leftarrow A$	×	×	×	×	×
		PSWH, A	2	$PSW_H \leftarrow A$					
		A, PSWL	2	$A \leftarrow PSW_L$					
		A, PSWH	2	$A \leftarrow PSW_H$					
		A, r1	1	$A \leftrightarrow r1$					
		r, r1	2	$r \leftrightarrow r1$					
		A, mem	2-4	$A \leftrightarrow (mem)$					
	XCH	A, saddr	2	$A \leftrightarrow (saddr)$					
		A, sfr	3	$A \leftrightarrow sfr$					
		A, [saddrp]	2	$A \leftrightarrow ((saddrp))$					
		saddr, saddr	3	$(saddr) \leftrightarrow (saddr)$					

**Note** If STBC and WDM are described for sft, a different dedicated instruction having a different number of bytes is used.

**Remark** For the symbols in the Flags column, refer to the table below.

Symbol	Description
(Blank)	No change
0	Clear to 0.
1	Set to 1.
×	Set/clear according to the result.
Р	P/V flag operates as a parity flag
V	P/V flag operates as an overflow flag.
R	The previously saved value is restored.



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		rp1, #word	3	rp1 ← word					
		saddrp, #word	4	(saddrp) ← word					
		sfrp, #word	4	sfrp ← word					
		rp, rp1	2	rp ← rp1					
		AX, saddrp	2	AX ← (saddrp)					
٦		saddrp, AX	2	(saddrp) ← AX					
uctic	MOVW	saddrp, saddrp	3	(saddrp) ← (saddrp)					
instı		AX, sfrp	2	$AX \leftarrow sfrp$					
sfer		sfrp, AX	2	sfrp ← AX					
16-bit data transfer instruction		rp1, !addr16	4	rp1 ← (addr16)					
lata		!addr16, rp1	4	(addr16) ← rp1					
-bit o		AX, mem	2-4	$AX \leftarrow (mem)$					
16.		mem, AX	2-4	$(mem) \leftarrow AX$					
		AX, saddrp	2	$AX \leftrightarrow (saddrp)$					
		AX, sfrp	3	$AX \leftrightarrow sfrp$					
	XCHW	saddrp, saddrp	3	(saddrp) ↔ (saddrp)					
		rp,rp1	2	$rp \leftrightarrow rp1$					
		AX, mem	2-4	$AX \leftrightarrow (mem)$					
		A, #byte	2	A, CY ← A + byte	×	×	×	V	×
		saddr, #byte	3	(saddr), $CY \leftarrow$ (saddr) + byte	×	×	×	V	×
		sfr, #byte	4	$sfr, CY \leftarrow sfr + byte$	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r + r1$	×	×	×	V	×
	ADD	A, saddr	2	A, CY ← A + (saddr)	×	×	×	V	×
		A, sfr	3	A, CY ← A + sfr	×	×	×	V	×
tion		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr)$	×	×	×	V	×
struc		A, mem	2-4	$A, CY \leftarrow A + (mem)$	×	×	×	V	×
8-bit operation instruction		mem, A	2-4	(mem), CY $\leftarrow$ (mem) + A	×	×	×	V	×
ratio		A, #byte	2	$A, CY \leftarrow A + byte + CY$	×	×	×	V	×
obe		saddr, #byte	3	$(saddr),CY \leftarrow (saddr) + byte + CY$	×	×	×	V	×
8-bit		sfr, #byte	4	$sfr,CY \leftarrow sfr + byte + CY$	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r + r1 + CY$	×	×	×	V	×
	ADDC	A, saddr	2	A, CY ← A + (saddr) + CY	×	×	×	V	×
		A, sfr	3	$A, CY \leftarrow A + sfr + CY$	×	×	×	V	×
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr) + CY$	×	×	×	V	×
		A, mem	2-4	$A, CY \leftarrow A + (mem) + CY$	×	×	×	V	×
		mem, A	2-4	(mem), $CY \leftarrow (mem) + A + CY$	×	×	×	V	×



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	s	Z	AC	P/V	CY
		A, #byte	2	$A, CY \leftarrow A - byte$	×	×	×	V	×
		saddr, #byte	3	(saddr), CY ← (saddr) – byte	×	×	×	V	×
		sfr, #byte	4	sfr, CY ← sfr – byte	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r - r1$	×	×	×	V	×
	SUB	A, saddr	2	A, CY ← A − (saddr)	×	×	×	V	×
		A, sfr	3	$A, CY \leftarrow A - sfr$	×	×	×	V	×
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) - (saddr)$	×	×	×	V	×
		A, mem	2-4	$A, CY \leftarrow A - (mem)$	×	×	×	V	×
		mem, A	2-4	(mem), $CY \leftarrow (mem) - A$	×	×	×	V	×
		A, #byte	2	A, CY ← A – byte – CY	×	×	×	V	×
ے		saddr, #byte	3	$(saddr),CY \leftarrow (saddr) - byte - CY$	×	×	×	V	×
uctio		sfr, #byte	4	sfr, CY ← sfr – byte – CY	×	×	×	V	×
8-bit operation instruction		r, r1	2	$r, CY \leftarrow r - r1 - CY$	×	×	×	V	×
tion	SUBC	A, saddr	2	$A,CY \leftarrow A - (saddr) - CY$	×	×	×	V	×
pera		A, sfr	3	$A, CY \leftarrow A - sfr - CY$	×	×	×	V	×
bit o		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) - (saddr) - CY$	×	×	×	V	×
8		A, mem	2-4	$A, CY \leftarrow A - (mem) - CY$	×	×	×	V	×
		mem, A	2-4	(mem), $CY \leftarrow (mem) - A - CY$	×	×	×	V	×
		A, #byte	2	$A \leftarrow A \wedge byte$	×	×		Р	
		saddr, #byte	3	(saddr) ← (saddr) ∧ byte	×	×		Р	
		sfr, #byte	4	sfr ← sfr ∧ byte	×	×		Р	
		r, r1	2	$r \leftarrow r \wedge r1$	×	×		Р	
	AND	A, saddr	2	$A \leftarrow A \wedge (saddr)$	×	×		Р	
		A, sfr	3	$A \leftarrow A \wedge sfr$	×	×		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \wedge (saddr)$	×	×		Р	
		A, mem	2-4	$A \leftarrow A \land (mem)$	×	×		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \land A$	×	×		Р	



ction			es				Flags	5	
Instruction Group	Mnemonic	Operand	Bytes	Operation	s	Z	AC	P/V	CY
		A, #byte	2	$A \leftarrow A \lor byte$	×	×		Р	
		saddr, #byte	3	$(saddr) \leftarrow (saddr) \lor byte$	×	×		Р	
		sfr, #byte	4	$sfr \leftarrow sfr \lor byte$	×	×		Р	
		r, r1	2	$r \leftarrow r \vee r1$	×	×		Р	
	OR	A, saddr	2	$A \leftarrow A \lor (saddr)$	×	×		Р	
		A, sfr	3	$A \leftarrow A \vee sfr$	×	×		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \vee (saddr)$	×	×		Р	
		A, mem	2-4	$A \leftarrow A \vee (mem)$	×	×		Р	
		mem, A	2-4	$(\text{mem}) \leftarrow (\text{mem}) \vee A$	×	×		Р	
		A, #byte	2	$A \leftarrow A \not \leftarrow byte$	×	×		Р	
ے		saddr, #byte	3	$(saddr) \leftarrow (saddr) \not \sim byte$	×	×		Р	
uctic		sfr, #byte	4	$sfr \leftarrow sfr + byte$	×	×		Р	
8-bit operation instruction		r, r1	2	$r \leftarrow r + r1$	×	×		Р	
tion	XOR	A, saddr	2	$A \leftarrow A \not \leftarrow (saddr)$	×	×		Р	
pera		A, sfr	3	$A \leftarrow A \not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! $	×	×		Р	
bit o		saddr, saddr	3	$(saddr) \leftarrow (saddr) \forall (saddr)$	×	×		Р	
8		A, mem	2-4	$A \leftarrow A \not \neg (mem)$	×	×		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \not \!$	×	×		Р	
		A, #byte	2	A – byte	×	×	×	V	×
		saddr, #byte	3	(saddr) - byte	×	×	×	V	×
		sfr, #byte	4	sfr – byte	×	×	×	V	×
		r, r1	2	r – r1	×	×	×	V	×
	CMP	A, saddr	2	A – (saddr)	×	×	×	V	×
		A, sfr	3	A – sfr	×	×	×	V	×
		saddr, saddr	3	(saddr) - (saddr)	×	×	×	V	×
		A, mem	2-4	A – (mem)	×	×	×	V	×
		mem, A	2-4	(mem) – A	×	×	×	V	×



ction up		_	es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		AX, #word	3	$AX, CY \leftarrow AX + word$	×	×	×	V	×
		saddrp, #word	4	$(saddrp),CY \leftarrow (saddrp) + word$	×	×	×	V	×
		sfrp, #word	5	$sfrp,CY \leftarrow sfrp + word$	×	×	×	V	×
	ADDW	rp, rp1	2	$rp,  CY \leftarrow rp + rp1$	×	×	×	V	×
		AX, saddrp	2	$AX,CY\leftarrowAX+(saddrp)$	×	×	×	V	×
		AX, sfrp	3	$AX,CY\leftarrowAX+sfrp$	×	×	×	V	×
		saddrp, saddrp	3	$(saddrp),CY \leftarrow (saddrp) + (saddrp)$	×	×	×	V	×
uo		AX, #word	3	$AX,CY\leftarrowAX-word$	×	×	×	V	×
ructi		saddrp, #word	4	(saddrp), CY $\leftarrow$ (saddrp) – word	×	×	×	V	×
inst		sfrp, #word	5	$sfrp,CY \leftarrow sfrp-word$	×	×	×	V	×
ation	SUBW	rp, rp1	2	$rp,\ CY \leftarrow rp - rp1$	×	×	×	V	×
pera		AX, saddrp	2	$AX,CY\leftarrowAX-(saddrp)$	×	×	×	V	×
16-bit operation instruction		AX, sfrp	3	$AX,CY\leftarrowAX-sfrp$	×	×	×	V	×
16		saddrp, saddrp	3	$(saddrp),CY \leftarrow (saddrp) - (saddrp)$	×	×	×	V	×
		AX, #word	3	AX – word	×	×	×	V	×
		saddrp, #word	4	(saddrp) - word	×	×	×	V	×
		sfrp, #word	5	sfrp – word	×	×	×	V	×
	CMPW	rp, rp1	2	rp – rp1	×	×	×	V	×
		AX, saddrp	2	AX – (saddrp)	×	×	×	V	×
		AX, sfrp	3	AX – sfrp	×	×	×	V	×
		saddrp, saddrp	3	(saddrp) - (saddrp)	×	×	×	V	×
uo	MULU	r1	2	$AX \leftarrow A \times r1$					
livisi	DIVUW	r1	2	$AX(quotient),r1(remainder) \leftarrow AX \div r1$					
Multiplication/division instruction	MULUW	rp1	2	AX(higher 16 bits), rp1(lower 16 bits)  ← AX × rp1					
	DIVUX	rp1	2	$\begin{array}{l} AXDE(quotient), \ rp1(remainder) \leftarrow AXDE \\ \div \ rp1 \end{array}$					
Signed multiplication instruction	MULW	rp1	2	AX(higher 16 bits), rp1(lower 16 bits)  ← AX × rp1					



ction		_	es				Flag	S	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
c	ING	r1	1	r1 ← r1 + 1	×	×	×	V	
Increment/decrement instruction	INC	saddr	2	(saddr) ← (saddr) + 1	×	×	×	V	
instr	550	r1	1	r1 ← r1 − 1	×	×	×	V	
ment	DEC	saddr	2	(saddr) ← (saddr) - 1	×	×	×	V	
lecre	1110111	rp2	1	rp2 ← rp2 + 1					
ent/c	INCW	saddrp	3	(saddrp) ← (saddrp) + 1					
crem		rp2	1	rp2 ← rp2 − 1					
u	DECW	saddrp	3	(saddrp) ← (saddrp) − 1					
	ROR	r1, n	2	(CY, r17 $\leftarrow$ r10, r1 <sub>m-1</sub> $\leftarrow$ r1 <sub>m</sub> ) $\times$ n times				Р	×
	ROL	r1, n	2	$(CY, r1_0 \leftarrow r1_7, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				Р	×
	RORC	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				Р	×
	ROLC	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow CY, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				Р	×
l uo	SHR	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow 0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	×	×	0	Р	×
ructi	SHL	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow 0, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$	×	×	0	Р	×
inst	SHRW	rp1, n	2	(CY← rp1o, rp115← 0, rp1m-1← rp1m) × n times	×	×	0	Р	×
Shift/rotate instruction	SHLW	rp1, n	2	(CY $\leftarrow$ rp1 <sub>15</sub> , rp1 <sub>0</sub> $\leftarrow$ 0, rp1 <sub>m+1</sub> $\leftarrow$ rp1 <sub>m</sub> ) $\times$ n times	×	×	0	Р	×
nift/ro				$A_{3-0} \leftarrow (rp1)_{3-0},$					
S	ROR4	[rp1]	2	$(rp1)_{7-4} \leftarrow A_{3-0},$					
				(rp1) <sub>3−0</sub> ← (rp1) <sub>7−4</sub>					
				$A_{3-0} \leftarrow (rp1)_{7-4},$					
	ROL4	[rp1]	2	(rp1) <sub>3-0</sub> ← A <sub>3-0</sub> ,					
				(rp1) <sub>7−4</sub> ← (rp1) <sub>3−0</sub>					
nent	ADJBA								
djustr ion	ADUDA		2	Decimal Adjust Accumulator				_	
CD adjustment struction	ADJBS		_	200mar / rejust / resumater	×	×	×	Р	×
⊇. ``	ADODO								
rersion									
Data conversion instruction	CVTBW		1	When $A_7 = 0$ , $X \leftarrow A$ , $A \leftarrow 00H$ When $A_7 = 1$ , $X \leftarrow A$ , $A \leftarrow FFH$					



ction			es				FI	ags	3	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	F	\C	P/V	CY
		CY, saddr. bit	3	CY ← (saddr.bit)						×
		CY, sfr. bit	3	CY ← sfr.bit						×
		CY, A. bit	2	CY ← A.bit						×
		CY, X. bit	2	CY ← X.bit						×
		CY, PSWH. bit	2	CY ← PSW <sub>H</sub> .bit						×
		CY, PSWL. bit	2	$CY \leftarrow PSW_L.bit$						×
	MOV1	saddr. bit, CY	3	(saddr.bit) ← CY						
		sfr. bit, CY	3	sfr.bit ← CY						
		A. bit, CY	2	A.bit ← CY						
		X. bit, CY	2	X.bit ← CY						
		PSWH. bit, CY	2	PSW <sub>H</sub> .bit ← CY						
		PSWL. bit, CY	2	PSW∟.bit ← CY						
		CY, saddr. bit	3	$CY \leftarrow CY \land (saddr.bit)$						×
	AND1	CY, /saddr. bit	3	$CY \leftarrow CY \land \overline{(saddr.bit)}$						×
		CY, sfr. bit	3	$CY \leftarrow CY \wedge sfr.bit$						×
ction		CY, /sfr. bit	3	$CY \leftarrow CY \land \overline{sfr.bit}$						×
ıstru		CY, A. bit	2	$CY \leftarrow CY \wedge A.bit$						×
3it manipulation instruction		CY, /A. bit	2	$CY \leftarrow CY \land \overline{A.bit}$						×
ulati		CY, X. bit	2	$CY \leftarrow CY \wedge X.bit$						×
anip		CY, /X. bit	2	$CY \leftarrow CY \wedge \overline{X.bit}$						×
3it m		CY, PSWH. bit	2	$CY \leftarrow CY \land PSW_H.bit$						×
"		CY, /PSWH. bit	2	$CY \leftarrow CY \land \overline{PSW_{H}.bit}$						×
		CY, PSWL. bit	2	$CY \leftarrow CY \land PSW$ L.bit						×
		CY, /PSWL. bit	2	$CY \leftarrow CY \land \overline{PSW_L.bit}$						×
		CY, saddr. bit	3	$CY \leftarrow CY \vee (saddr.bit)$						×
		CY, /saddr. bit	3	$CY \leftarrow CY \vee \overline{(saddr.bit)}$						×
		CY, sfr. bit	3	$CY \leftarrow CY \lor sfr.bit$						×
		CY, /sfr. bit	3	$CY \leftarrow CY \vee \overline{sfr.bit}$						×
		CY, A. bit	2	$CY \leftarrow CY \lor A.bit$						×
	OP4	CY, /A. bit	2	$CY \leftarrow CY \vee \overline{A.bit}$						×
	OR1	CY, X. bit	2	$CY \leftarrow CY \lor X.bit$						×
		CY, /X. bit	2	$CY \leftarrow CY \vee \overline{X.bit}$						×
		CY, PSWH. bit	2	$CY \leftarrow CY \lor PSW_H.bit$						×
		CY, /PSWH. bit	2	$CY \leftarrow CY \vee \overline{PSW_{H}.bit}$						×
		CY, PSWL. bit	2	$CY \leftarrow CY \lor PSW_L.bit$						×
		CY, /PSWL. bit	2	$CY \leftarrow CY \vee \overline{PSW_L.bit}$						×



ction			es				Flag	ıs	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		CY, saddr. bit	3	$CY \leftarrow CY \forall (saddr.bit)$					×
		CY, sfr. bit	3	CY ← CY ∀ sfr.bit					×
	VODA	CY, A. bit	2	CY ← CY ∀ A.bit					×
	XOR1	CY, X. bit	2	$CY \leftarrow CY \forall X.bit$					×
		CY, PSWH. bit	2	CY ← CY ∀ PSW <sub>H</sub> .bit					×
		CY, PSWL. bit	2	$CY \leftarrow CY \forall PSW_L.bit$					×
		saddr. bit	2	(saddr.bit) ← 1					
		sfr. bit	3	sfr.bit ← 1					
	CET4	A. bit	2	A.bit ← 1					
	SET1	X. bit	2	X.bit ← 1					
u		PSWH. bit	2	PSW <sub>H</sub> .bit ← 1					
tructi		PSWL. bit	2	PSW∟.bit ← 1	×	×	×	×	×
Bit manipulation instruction		saddr. bit	2	(saddr.bit) ← 0					
atior	0.54	sfr. bit	3	sfr.bit ← 0					
Indir		A. bit	2	A.bit ← 0					
mar	CLR1	X. bit	2	X.bit ← 0					
B.		PSWH. bit	2	PSW <sub>H</sub> .bit ← 0					
		PSWL. bit	2	PSW∟.bit ← 0	×	×	×	×	×
		saddr. bit	3	$(saddr.bit) \leftarrow \overline{(saddr.bit)}$					
		sfr. bit	3	sfr.bit ← sfr.bit					
	NOTA	A. bit	2	A.bit $\leftarrow \overline{\text{A.bit}}$					
	NOT1	X. bit	2	$X.bit \leftarrow \overline{X.bit}$					
		PSWH. bit	2	PSW <sub>H</sub> .bit ← PSW <sub>H</sub> .bit					
		PSWL. bit	2	$PSW_L.bit \leftarrow \overline{PSW_L.bit}$	×	×	×	×	×
	SET1	CY	1	CY ← 1					1
	CLR1	CY	1	CY ← 0					0
	NOT1	CY	1	$CY \leftarrow \overline{CY}$					×



ction			Bytes				Flag	s	
Instruction Group	Mnemonic	Operand	Byt	Operation	s	Z	AC	P/V	CY
	CALL	!addr16	3	$ \begin{array}{l} (SP-1) \leftarrow (PC+3)_{H}, \ (SP-2) \leftarrow (PC+3)_{L}, \\ PC \leftarrow addr16, \ SP \leftarrow SP-2 \end{array} $					
	CALLF	!addr11	2	$(SP-1) \leftarrow (PC+2)_H, (SP-2) \leftarrow (PC+2)_L, \\ PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, SP \leftarrow SP-2$					
	CALLT	[addr5]	1	$(SP-1) \leftarrow (PC+1)_H, (SP-2) \leftarrow (PC+1)_L, \\ PC_H \leftarrow (TPF, 00000000, addr5+1), \\ PC_L \leftarrow (TPF, 00000000, addr5), SP \leftarrow SP-2$					
ction	CALL	rp1	2	$ \begin{array}{l} (SP1) \leftarrow (PC\text{+-}2)\text{\tiny H}, \ (SP2) \leftarrow (PC\text{+-}2)\text{\tiny L}, \\ PC\text{\tiny H} \leftarrow rp\text{\tiny 1}\text{\tiny H}, \ PC\text{\tiny L}\leftarrow rp\text{\tiny 1}\text{\tiny L}, \ SP \leftarrow SP2 \end{array} $					
instru ו	CALL	[rp1]	2	$\begin{array}{l} (SP-1) \leftarrow (PC+2)_{H}, \ (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{H} \leftarrow (rp1+1), \ PC_{L} \leftarrow (rp1), \ SP \leftarrow SP-2 \end{array}$					
Call/return instruction	BRK		1	$\begin{array}{l} (SP-1) \leftarrow PSW_H, \ (SP-2) \leftarrow PSW_L \\ (SP-3) \leftarrow (PC+1)_H, \ (SP-4) \leftarrow (PC+1)_L, \\ PC_L \leftarrow (003EH), \ PC_H \leftarrow (003FH), \ SP \leftarrow SP-4 \\ IE \leftarrow 0 \end{array}$					
	RET		1	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1), SP \leftarrow SP+2$					
	RETB		1	$\begin{array}{l} PCL \leftarrow (SP), PCH \leftarrow (SP+1) \\ PSWL \leftarrow (SP+2), PSWH \leftarrow (SP+3) \\ SP \leftarrow SP+4 \end{array}$	R	R	R	R	R
	RETI		1	$\begin{array}{l} PCL \leftarrow (SP), PCH \leftarrow (SP+1) \\ PSWL \leftarrow (SP+2), PSWH \leftarrow (SP+3) \\ SP \leftarrow SP+4 \end{array}$	R	R	R	R	R
	BUOL	sfrp	3	$(SP-1) \leftarrow sfr_H$ $(SP-2) \leftarrow sfr_L$ $SP \leftarrow SP-2$					
	PUSH	post	2	$ \begin{aligned} & \{ (SP-1) \leftarrow post_{\text{H}}, \ (SP-2) \leftarrow post_{\text{L}}, SP \leftarrow SP-2 \} \\ & \times \text{n times}^{\textbf{Note}} \end{aligned} $					
		PSW	1	$(SP1) \leftarrow PSW\text{\tiny H}, \ (SP2) \leftarrow PSW\text{\tiny L}, \ SP \leftarrow SP2$					
ction	PUSHU	post	2	$ \begin{cases} (UP1) \leftarrow post\text{+}, \ (UP2) \leftarrow post\text{-}, \ UP \leftarrow UP2 \} \\ \times \ n \ times^{\textbf{Note}} \end{cases} $					
Stack manipulation instruction	DOD	sfrp	3	$sfr_{\perp} \leftarrow (SP)$ $sfr_{H} \leftarrow (SP+1)$ $SP \leftarrow SP+2$					
anipulat	POP	post	2	$ \begin{cases} \text{post} \llcorner \leftarrow (\text{SP}),  \text{post} \thickspace \leftarrow (\text{SP+1}),  \text{SP} \twoheadleftarrow \text{SP+2} \rbrace \\ \times  \text{n times}^{\textbf{Note}} \\ \end{cases} $					
k m		PSW	1	$PSW_L {\leftarrow} (SP),  PSW_H {\leftarrow} (SP+1),  SP {\leftarrow} SP+2$	R	R	R	R	R
Stac	POPU	post	2	$ \begin{cases} post \llcorner \leftarrow (UP),  post \thickspace \leftarrow (UP+1),  UP \mathord{\leftarrow} UP+2 \rbrace \\ \times  n   times^{\textbf{Note}} \\ \end{cases} $					
		SP, #word	4	SP← word					
	MOVW	SP, AX	2	SP← AX					
		AX, SP	2	AX ←SP					
	INCW	SP	2	SP ← SP+1					
	DECW	SP	2	SP ← SP-1					
ial ction	CHKL	sfr	3	(pin level) → (signal level before output buffer)	×	×		Р	
Special instruction	CHKLA	sfr	3	$A \leftarrow \text{(pin level)} \; \forall \; \text{(signal level before output buffer)}$	×	×		Р	

Note n indicates the number of registers described as post.



ction up			es				Fla	gs	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
tion		!addr16	3	PC ← addr16					
onal	BR	rp1	2	PCн ← rp1н, PCL ← rp1L					
Unconditional branch instruction	ы	[rp1]	2	$PC_H \leftarrow (rp1+1), \ PC_L \leftarrow (rp1)$					
Unc bran		\$ addr16	2	PC ← PC+2+jdisp8					
	ВС	\$ addr16	2	PC ← PC+2+jdisp8 if CY=1					
	BL	φασαιτο		1 C ← 1 C+2+Juispo ii C1=1					
	BNC	¢ oddr16	2	PC ← PC+2+idien8 if CV-0					
	BNL	\$ addr16		1 C ← 1 C+2+Juispo ii C1=0					
	BZ	\$ addr16	2	PC ← PC+2+jdisp8 if Z=1					
	BE	φ addi 10	_	1 0 (= 1 0 12 1)dispo il 2=1					
	BNZ	\$ addr16	2	PC ← PC+2+jdisp8 if Z=0					
	BNE	\$ addi 16		1 C ← 1 C+2+Juispo ii 2=0					
	BV	C addr46	2	PC ← PC+2+jdisp8 if P/V=1					
BPE	\$ addr16		FC  FC  FC  FC  FC  FC  FC  FC  FC  FC						
	BNV	\$ addr16	2	PC ← PC+2+jdisp8 if P/V=0					
	ВРО	\$ addi 16	_	1 0 (= 1 0 12 1)dispo ii 1 / v = 0					
L C	BN	\$ addr16	2	PC ← PC+2+jdisp8 if S=1					
nctic	ВР	\$ addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } S = 0$					
instr	BGT	\$ addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V \forall S) \lor Z = 0$					
Conditional branch instruction	BGE	\$ addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } P/V + S = 0$					
l bra	BLT	\$ addr16	3	$PC \leftarrow PC+3+jdisp8 \text{ if } P/V + S=1$					
iona	BLE	\$ addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V + S) \lor Z = 1$					
ndit	ВН	\$ addr16	3	$PC \leftarrow PC \text{+3+jdisp8 if Z} \lor CY \text{=0}$					
Õ	BNH	\$ addr16	3	$PC \leftarrow PC+3+jdisp8 \text{ if } Z \lor CY=1$					
		saddr. bit, \$ addr16	3	PC ← PC+3+jdisp8 if (saddr.bit)=1					
		sfr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=1					
	ВТ	A. bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=1					
	<b>J</b> .	X. bit, \$ addr16	3	$PC \leftarrow PC+3+jdisp8 \text{ if } X.bit=1$					
		PSWH. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW <sub>H</sub> .bit=1					
		PSWL. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSWL.bit=1					
		saddr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if (saddr.bit)=0					
		sfr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=0					
		A. bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=0					
	BF	X. bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=0					
		PSWH. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW <sub>H</sub> .bit=0					
		PSWL. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW∟.bit=0					



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	s	Z	AC	P/V	CY
		saddr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if (saddr.bit)=1					
		Saddr.bit, \$\psi\$ addr 10	4	then reset (saddr.bit)					
		sfr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=1					
		on bit, $\phi$ addi 10	4	then reset sfr.bit					
		A.bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=1					
	BTCLR	A.bit, \$\psi addi 10	3	then reset A.bit					
	BIOLIK	X.bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=1					
		A.bit, \$ addi 16	3	then reset X.bit					
		PSWH.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW <sub>H</sub> .bit=1					
		F3WII.bit, \$ addi 10	3	then reset PSW <sub>H</sub> .bit					
		DCMI bit Codd:46		PC ← PC+3+jdisp8 if PSW∟bit=1	×	×	~	~	×
nctic.	PSWL.bit, \$ addr16		3	then reset PSWL.bit			×	×	^
instr		saddr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if (saddr.bit)=0					
anch	PSWL.bit, \$ addr16  saddr.bit, \$ addr16  sfr.bit, \$ addr16  A.bit, \$ addr16	Saddi.bit, \$\psi\$ addi 10	_	then set (saddr.bit)					
l bra		4	PC ← PC+4+jdisp8 if sfr.bit=0						
tiona		Sir.bit, \$\psi addi 10	7	then set sfr.bit					
ondi		A.bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=0					
0	BFSET	A.bit, \$\psi \text{add} \text{TO}	3	then set A.bit					
	D. 02.	X.bit, \$ addr16 3	PC ← PC+3+jdisp8 if X.bit=0						
		A.bit, \$ addi 16		then set X.bit					
		PSWH.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW <sub>H</sub> .bit=0					
		1 OVVII.bit, \$ addi 10		then set PSWн.bit					
		PSWL.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW∟.bit=0	×	×	×	×	×
		1 OVVE.bit, \( \psi \text{addi 10}		then set PSW∟.bit					
		r2, \$ addr16	2	r2 ← r2−1,					
	DBNZ	, 🗸	_	then PC ← PC+2+jdisp8 if r2≠0					
		saddr, \$ addr16	3	(saddr) ← (saddr)-1,					
		σααι, φ ααα. το		then PC ← PC+3+jdisp8 if (saddr) ≠0					
	BRKCS	RBn	2	$PCH \leftrightarrow R5, PCL \leftrightarrow R4, R7 \leftarrow PSWH,$					
hing	DIANGS RDII			R6←PSWL, RBS2-0← n, RSS←0, IE←0					
switc	RETCS	!addr16	3	$PC_H \leftarrow R5, PC_L \leftarrow R4, R5, R4 \leftarrow addr16,$	R	R	R	R	R
ext s				PSW <sub>H</sub> ← R7, PSW <sub>L</sub> ← R6					
Context switching instruction	RETCSB	!addr16	4	PC <sub>H</sub> ← R5, PC <sub>L</sub> ← R4, R5, R4 ← addr16,	R	R	R	R	R
	iaddrio		Ĺ	PSW <sub>H</sub> ← R7, PSW <sub>L</sub> ← R6					. `



Instruction Group			Bytes		Flags					
Instruction Group	Mnemonic	Operand	Byt	Operation	S	Z	AC	P/V	CY	
		[DE + ], A		(DE + ) ← A, C ← C−1						
	BAOV/BA	[DL + ], A	2	End if C=0						
	MOVM	[DE – ], A	2	(DE − ) ← A, C ← C−1						
		[52 ], //		End if C=0						
		[DE + ], [HL + ]	2	(DE + ) ← (HL + ), C ← C−1						
	MOVBK	[52 - ], [ ]		End if C=0						
	MOVER	[DE – ], [HL – ]	2	(DE − ) ← (HL − ), C ← C−1						
		[== ], [= ]	_	End if C=0						
		[DE + ], A	2	$(DE +) \leftrightarrow A, C \leftarrow C-1$						
	хснм			End if C=0						
		[DE – ], A	2	$(DE -) \leftrightarrow A, C \leftarrow C-1$						
				End if C=0						
	XCHBK [DE	[DE + ], [HL + ]	2	$(DE +) \leftrightarrow (HL +), C \leftarrow C-1$						
				End if C=0						
		[DE – ], [HL – ]	2	$(DE -) \leftrightarrow (HL -), C \leftarrow C-1$						
ا د				End if C=0						
uctio	СМРМЕ	[DE + ], A	2	$(DE +) - A, C \leftarrow C-1$	×	×	×	V	×	
instr				End if C=0 or Z=0 $(DE - ) - A, C \leftarrow C-1$						
String instruction		[DE – ], A	2	End if C=0 or Z=0	×	×	×	V	×	
\ \text{\overline{1}}				(DE + ) − (HL + ), C ← C−1						
		[DE + ], [HL + ]	2	End if C=0 or Z=0	×	×	×	V	×	
	СМРВКЕ			(DE − ) − (HL − ), C ← C−1						
		[DE – ], [HL – ]	2	End if C=0 or Z=0	×	×	×	V	×	
				(DE + ) − A, C ← C−1						
		[DE + ], A	2	End if C=0 or Z=1	×	×	×	V	×	
	CMPMNE			(DE − ) − A, C ← C−1				· ·		
		[DE – ], A	2	End if C=0 or Z=1	×	×	×	V	×	
		105 - 1 1111 - 1		(DE + ) − (HL + ), C ← C−1				\ /		
	01105:0:-	[DE + ], [HL + ]	2	End if C=0 or Z=1	L×	×	×	V	×	
	CMPBKNE	IDE 1 IUI 1		(DE − ) − (HL − ), C ← C−1			.,	\/		
		[DE – ], [HL – ]	2	End if C=0 or Z=1	Ľ	×	×	V	×	
		[DE + ], A	2	(DE + ) − A, C ← C−1				\/		
	CMDMC	[DL + ], A		End if C=0 or CY=0	×	×	×	V	×	
	СМРМС	[DE – ], A	2	(DE − ) − A, C ← C−1		V	V	\/		
		[52 ], //		End if C=0 or CY=0	×	×	×	V	X	



ction			Bytes				Flag	s	
Instruction Group	Mnemonic	Operand	Byt	Operation	S	Z	AC	P/V	CY
		[DE + ], [HL + ]	2	(DE + ) − (HL + ), C ← C−1	×	×	×	V	×
	СМРВКС	[== : ], [: := : ]		End if C=0 or CY=0					
	CIVIPBRC	   [DE – ], [HL – ]	2	(DE − ) − (HL − ), C ← C−1	×	×	×	V	×
		[52 ], [112 ]		End if C=0 or CY=0					
String instruction		[DE + ], A	2	(DE + ) − A, C ← C−1	×	×	×	V	×
struc	01171110	[DL + ], A		End if C=0 or CY=1	^	^	^	v	^
ig in:	CMPMNC	IDE 1 A		(DE − ) − A, C ← C−1	×		×	V	,
Strin		[DE – ], A	2	End if C=0 or CY=1	×	×	×	V	×
	СМРВКИС	IDE . 1 IIII . 1		(DE + ) − (HL + ), C ← C−1	×	×	×	V	×
		[DE + ], [HL + ] 2	2	End if C=0 or CY=1	×	×	×	V	
		[DE – ], [HL – ] 2		(DE − ) − (HL − ), C ← C−1					
			2	End if C=0 or CY=1	×	×	×	V	×
	MOV	STBC, #byte	4	STBC ← byte <sup>Note</sup>					
ion	MOV	WDM, #byte	4	$WDM \leftarrow byte^{\mathbf{Note}}$					
truct	SWRS		1	$RSS \leftarrow \overline{RSS}$					
l ins	SEL	RBn	2	$RBS2-0 \leftarrow n,RSS \leftarrow 0$					
CPU control instruction	SEL	RBn, ALT	2	RBS2-0 $\leftarrow$ n, RSS $\leftarrow$ 1					
)       	NOP		1	No Operation					
g	EI		1	IE ← 1 (Enable Interrupt)					
	DI		1	IE ← 0 (Disable Interrupt)					

**Note** If the operation code of STBC register and WDM register manipulation instructions is abnormal, an operation code trap interrupt is generated.

Operation in the event of trap:

$$\begin{split} &(\text{SP-1}) \leftarrow \text{PSWH, (SP-2)} \leftarrow \text{PSWL,} \\ &(\text{SP-3}) \leftarrow (\text{PC-4}) \text{H, (SP-4)} \leftarrow (\text{PC-4}) \text{L,} \\ &\text{PCL} \leftarrow (003\text{CH}), \, \text{PCH} \leftarrow (003\text{DH}), \\ &\text{SP} \leftarrow \text{SP-4, IE} \leftarrow 0 \end{split}$$



## 9. ELECTRICAL SPECIFICATIONS

# ABSOLUTE MAXIMUM RATINGS (TA = 25 $^{\circ}$ C)

Parameter	Symbol		Test Conditions	Rating	Unit
	V <sub>DD</sub>			-0.5 to + 7.0	V
Supply voltage	AV <sub>DD</sub>			$-0.5$ to $V_{DD} + 0.5$	V
	AVss			-0.5 to + 0.5	V
Input voltage	Vı		Note 1	-0.5 to V <sub>DD</sub> + 0.5	V
Output voltage	Vo			-0.5 to V <sub>DD</sub> + 0.5	V
Outrot summent laws			ut pins	4.0	mA
Output current low	Іоь	All outp	ut pins total	90	mA
Outrot summent high		All output pins		-1.0	mA
Output current high	Іон	All outp	ut pins total	-20	mA
Analan input valtana	.,,	Note 2	AVDD >VDD	-0.5 to V <sub>DD</sub> +0.5	V
Analog input voltage	VIAN	Note 2	V <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> +0.5	v
A/D converter reference	A ) /		AVDD >VDD	−0.5 to V <sub>DD</sub> +0.3	.,
input voltage	AVREF		V <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> +0.3	V
Operating ambient temperature	TA			-10 to + 70	°C
Storage temperature	T <sub>stg</sub>			-65 to + 150	°C

Notes 1. Except the pin described in Note 2.

2. P70/ANI0 to P77/ANI7 pins.

★ Caution If the absolute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum ratings is exceeded. Be sure to use the product without exceeding these ratings.

#### RECOMMENDED OPERATING CONDITION

Oscillation Frequency	Та	V <sub>DD</sub>			
8 MHz ≤ fxx ≤ 16 MHz	−10 to +70 °C	+5.0 V ±10 %			

# CAPACITANCE (TA = 25 $^{\circ}$ C, Vss = VDD = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сι				10	pF
Output capacitance	Со	f = 1 MHz Unmeasured pins returned to 0 V.			20	pF
I/O capacitance	Сю				20	pF



# OSCILLATOR CHARACTERISTICS (TA = -10 to +70 °C, VDD = +5 V $\pm$ 10 %, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	X2 X1 Vss ——————————————————————————————————	Oscillation frequency (fxx)	8	16	MHz
	X1 X2	X1 input frequency (fx)	8	16	MHz
External clock	HCMOS Invertor or  X1 X2	X1 input rise/fall time (txR, txF)	0	20	ns
	Open  **A HCMOS Invertor**	X1 input high/low level width (twxH, twxL)	25	80	ns

Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.

- Make the wiring as short as possible.
- Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
- Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
- · Do not fetch signals from the oscillation circuit.



# RECOMMENDED OSCILLATOR CONSTANT

# **Ceramic Resonator**

Manufacturer	Product Name	Frequency	Recommended Constant			
Manufacturer	Product Name	[MHz]	C1 [pF]	C2 [pF]		
	CSA8.00MT CSA12.0MT	8.0 12.0	30	30		
Murata Mfg. Co., Ltd.	CSA14.74MXZ040 CSA16.00MX040	14.74 16.0	15	15		
	CST8.00MTW CST12.0MTW CST14.74MXW0C3 CST16.00MXW0C3	8.0 12.0 14.74 16.0	On-chip	On-chip		

# **Crystal Resonator**

Manufacturer	Product Name	Frequency	Recommended Constant		
Manufacturer	Product Name	[MHz]	C1 [pF]	C2 [pF]	
Kinseki Co., Ltd.	HC49/U-S	8 to 16	10	10	
Kiliseki Co., Liu.	HC49/U	8 10 10	10	10	



# DC CHARACTERISTICS (TA = -10 to +70 °C, VDD = +5 V $\pm$ 10 %, Vss = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage low	VıL					0.8	V
Input voltage high	V <sub>IH1</sub>	Note 1		2.2			V
	V <sub>IH2</sub>	Note 2		0.8Vpd			
Output voltage low	VoL	IoL = 2.0 mA				0.45	V
Output voltage high	Vон	Ioн = -400 μA		V <sub>DD</sub> - 1.0			V
Input leakage current	lu	$0 \text{ V} \leq V_{I} \leq V_{DD}$				±10	μΑ
Output leakage current	Іго	0 V ≤ Vo ≤ VDD				±10	μΑ
Ves cupply current	I <sub>DD1</sub>	Operating mode			40	65	mA
V <sub>DD</sub> supply current	I <sub>DD2</sub>	HALT mode			20	35	mA
Data retention voltage	VDDDR	STOP mode		2.5			V
Data retention current	IDDDR	Janes OTOD	VDDDR = 2.5 V		2	10	μΑ
	IDDDK	STOP mode	VDDDR = 5.0 V ±10 %		10	50	μΑ

# Notes 1. Except the pin descried in Note 2.

**2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.



# ★ AC CHARACTERISTICS (T<sub>A</sub> = -10 to +70 °C, V<sub>DD</sub> = +5 V ±10 %, V<sub>SS</sub> = 0 V) Non-consecutive read/write operation (with general-purpose memory connected)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
System clock cycle time	tсүк		125	250	ns
Address setup time (vs. ASTB↓)	<b>t</b> sast		32		ns
Address hold time (vs. ASTB↓)	thsta		32		ns
RD↓ delay time from address	<b>t</b> dar		85		ns
Address float time from RD↓	<b>t</b> fra			0	ns
Data input time from address	<b>t</b> DAID			222	ns
Data input time from RD↓	<b>t</b> DRID			112	ns
RD↓ delay time from ASTB↓	tdstr		42		ns
Data hold time (vs. RD↑)	thrid		0		ns
Address active time from RD↑	<b>t</b> dra		50		ns
RD low-level width	twrL		157		ns
ASTB high-level width	twsтн		37		ns
WR↓ delay time from address	tdaw		85		ns
Data output time from ASTB↓	tostod			102	ns
Data output time from WR↓	towod			40	ns
WR↓ delay time from ASTB↓	tostw		42		ns
Data setup time (vs. WR↑)	tsodw		147		ns
Data hold time (vs. WR↑)	thwod		32		ns
ASTB↑ delay time from WR↑	towst		42		ns
WR low-level width	twwL		157		ns



# **TCYK DEPENDENT BUS TIMING DEFINITION**

Parameter	Expression	MIN./MAX.	Unit
<b>t</b> sast	0.5T - 30	MIN.	ns
<b>t</b> hsta	0.5T - 30	MIN.	ns
tdar	T – 40	MIN.	ns
<b>t</b> daid	(2.5 + n) T - 90	MAX.	ns
torid	(1.5 + n) T – 75	MAX.	ns
tdstr	0.5T - 20	MIN.	ns
tdra	0.5T – 12	MIN.	ns
twrL	(1.5 + n) T – 30	MIN.	ns
twsтн	0.5T – 25	MIN.	ns
tdaw	T – 40	MIN.	ns
tostod	0.5T + 40	MAX.	ns
tostw	0.5T - 20	MIN.	ns
tsopw	1.5T – 40	MIN.	ns
thwod	0.5T - 30	MIN.	ns
towsт	0.5T – 20	MIN.	ns
twwL	(1.5 + n) T – 30	MIN.	ns

- **Remarks** 1. T = tcyk = 1/fck (fck is an internal system clock frequency)
  - 2. n indicates the number of wait cycles defined by user software.
  - 3. Depends on tcyk for the bus timing shown in this table only.



# SERIAL OPERATION (Ta = -10 to +70 $^{\circ}$ C, V<sub>DD</sub> = +5 V $\pm$ 10 %, Vss = 0 V)

Parameter	Symbol	Test	MIN.	MAX.	Unit	
		SCK output	Internal division by 8	1		μs
Serial clock cycle time	<b>t</b> cysk	SCK input	External clock	1		μs
Serial clock low-level width	twsĸL	SCK output	Internal division by 8	420		ns
		SCK input	External clock	420		ns
Serial clock high-level width	twsкн	SCK output	Internal division by 8	420		ns
	twom	SCK input	External clock	420		ns
SI setup time (vs. SCK↑)	<b>t</b> srxsk			80		ns
SI hold time (vs. SCK↑)	thskrx			80		ns
SO delay time from SCK↓	tosktx	R = 1 kΩ, C = 100 pF			210	ns

# OTHER OPERATION (TA = -10 to +70 °C, VDD = +5 V $\pm$ 10 %, Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI high/low-level width	twnih, twnil		5		μs
INTP0 high/low-level width	twioн, twioL		8T		<b>t</b> cyk
INTP1 high/low-level width	twi1H, twi1L		8T		<b>t</b> cyk
INTP2 high/low-evel width	twi2H, twi2L		8T		<b>t</b> cyk
NTP3 high/low-level width	twiзн, twiзL		8T		<b>t</b> cyk
NTP4 high/low-level width	twi4H, twi4L		8T		<b>t</b> cyk
INTP5 high/low-level width	twish, twish		8T		<b>t</b> cyk
INTP6 high/low-level width	twisн, twisL		8T		<b>t</b> cyk
RESET high/low-level width	twrsh, twrsl		5		μs
TI high/low-level width	twtih, twtil	In TM1 event counter mode	8T		tсүк



# A/D CONVERTER CHARACTERISTICS (TA = -10 to +70 °C, VDD = +5 V $\pm$ 10 %, Vss = AVss = 0 V, VDD - 0.5 V $\leq$ AVDD $\leq$ VDD)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Resolution				10			bit
Total error Note 1		4.5 V ≤ AVREF ≤ AVDD				±0.4	%FSR
		3.4 V ≤ AVREE	= ≤ AV <sub>DD</sub>			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			tсүк
Sampling time	<b>t</b> SAMP			24			tсүк
Zero scale error Note 1		4.5 V ≤ AVRE	4.5 V ≤ AV <sub>REF</sub> ≤ AV <sub>DD</sub>		±1.5	±2.5	LSB
		3.4 V ≤ AVREE	3.4 V ≤ AVREF ≤ AVDD		±1.5	±4.5	LSB
Full scale error Note 1		4.5 V ≤ AVREF ≤ AVDD			±1.5	±2.5	LSB
		3.4 V ≤ AVREE	3.4 V ≤ AVREF ≤ AVDD		±1.5	±4.5	LSB
Non-linear error Note 1		4.5 V ≤ AVREF ≤ AVDD			±1.5	±2.5	LSB
		3.4 V ≤ AVREE	3.4 V ≤ AVREF ≤ AVDD		±1.5	±4.5	LSB
Analog input voltage Note 2	VIAN			-0.3		AV <sub>DD</sub>	V
Reference voltage	AVREF			3.4		AV <sub>DD</sub>	V
AVREF current	Alref				1.0	3.0	mA
AVDD supply current	Aldd				2.0	6.0	mA
A/D converter data	Δ1	CTOD made	AV <sub>DDR</sub> = 2.5 V		2.0	10	μΑ
retention current	Alddr	STOP mode	AVDDR = 5 V ±10 %		10	50	μΑ


#### Notes 1. Quantization error excluded.

2. When  $-0.3~V \le V_{IAN} \le 0~V$ , the conversion result becomes 000H. When  $0~V < V_{IAN} < AV_{REF}$ , the conversion is performed at a resolution of 10 bits. When  $AV_{REF} \le V_{IAN} \le AV_{DD}$ , the conversion result is 3FFH.


\*



## **Non-Consecutive Read Operation**




# **Non-Consecutive Write Operation**







### **Serial Operation**



# Interrupt Input Timing







**Remark** n = 0 to 6



# **Reset Input Timing**




# TI Pin Input Timing





#### 10. PACKAGE DRAWINGS

### 68 PIN PLASTIC QFJ (□950 mil)



NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

HEIM	MILLIMETERS	INCHES
А	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

P68L-50A1-2




# 74 PIN PLASTIC QFP ( $\square$ 20)



#### NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.


detail of lead end




ITEM	MILLIMETERS	INCHES
Α	23.2±0.4	0.913 <sup>+0.017</sup> <sub>-0.016</sub>
В	20.0±0.2	0.787+0.009
С	20.0±0.2	0.787+0.009
D	23.2±0.4	0.913 <sup>+0.017</sup> <sub>-0.016</sub>
F <sub>1</sub>	2.0	0.079
F <sub>2</sub>	1.0	0.039
G1	2.0	0.079
G <sub>2</sub>	1.0	0.039
Н	0.40±0.10	$0.016^{+0.004}_{-0.005}$
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	3.7	0.146
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	4.0 MAX.	0.158 MAX.

S74GJ-100-5BJ-3

# 80 PIN PLASTIC QFP (14×20)



detail of lead end



#### NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
Н	0.35±0.10	0.014+0.004
ı	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	0.031+0.009
М	0.15 <sup>+0.10</sup> -0.05	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

P80GF-80-3B9-3



#### 11. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD78322 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (IE-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 11-1. Soldering Conditions for Surface Mount Type

 $\star$   $\mu$ PD78320GF-3B9 : 80-pin plastic QFP (14 × 20 mm)  $\star$   $\mu$ PD78322GF- $\times\times$ -3B9 : 80-pin plastic QFP (14 × 20 mm)  $\star$   $\mu$ PD78320GJ-5BJ : 74-pin plastic QFP (20 × 20 mm)  $\star$   $\mu$ PD78322GJ- $\times\times$ -5BJ : 74-pin plastic QFP (20 × 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 sec. max. (at 210 °C or above),  Number of times: twice or less <caution>  (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal.  (2) Please avoid flux water washing after the first reflow.</caution>	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (at 200 °C or above),  Number of times: twice or less <caution>  (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal.  (2) Please avoid flux water washing after the first reflow.</caution>	VP15-00-2
Wave soldering	Solder bath temperature: 260 °C max. Time: 10 sec. max., Number of times: Once Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300 °C max. Time: 3 sec. max. (Per device side)	

μPD78320L : 68-pin plastic QFJ ( $\square$  950 mil) μPD78322L-××× : 68-pin plastic QFJ ( $\square$  950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (at 210 °C or above), Number of times: Once	IR30-00-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (at 200 °C or above), Number of times: Once	VP15-00-1
Pin part heating	Pin part temperature: 300 °C max. Time: 3 sec. max. (Per device side)	

Caution Use more than one soldering method should be avoided (except in the case of pin part heating).

### APPENDIX A. LIST OF 78K/III SERIES PRODUCTS (1/2)

		μPD78322	μPD78320	μPD78312 <sup>Note</sup>	μPD78310 <sup>Note</sup>	μPD78312A	μPD78310A
Basic instruction		111		96			
Minimum instruction execution time		250 ns (at 1	6 MHz operation)		500 ns (at	12 MHz operation)	
Internal memory	ROM	16384 × 8 bits		8192 × 8 bits		8192 × 8 bits	
internal memory	RAM	640 ×	8 bits		256 ×	8 bits	
Memory space				64K	bytes		
	Input	16 (including	g 8 analog inputs)		12 (includin	g 4 analog inputs)	
I/O lines	Output	_	_			1	
	I/O	39	21	40	24	40	24
Pulse unit		Real-time pulse unit  •18-/16-bit free runr  •16-bit timer/event of  •16-bit compare reg  •18-bit capture regis  •18-bit capture/com  •Real-time output po	counter × 1 ister × 6 ster × 4 pare register × 2	• 16-bit presettable up/down-counter × 2     • 16-bit free running counter capture function × 2     • 16-bit interval time × 2     • High-precision PWM output × 2     • Real-time output port : 4 bits × 2  Count unit mode 4 (4-multiplication mode) function not available  Count start function by interval time external trigger not available  Count unit mode 4 (4-multiplication mode) function available  Count start function by interval time external trigger available		by interval timer	
Serial communication interface		Dedicated on-chip baud rate generator     UART 1 channel     SBI     3-wire serial I/O 1 channel		<ul> <li>8 bits (full-duplex transmission/reception)</li> <li>Dedicated on-chip baud rete generator</li> <li>2 transfer modes (asynchronous mode, I/O interface mode)</li> </ul>			
A/D converter		Eight 10-bit resolu	tion inputs	Four 8-bit resolution inputs			
Interrupt		8 external, 14 interexternal : 2)     3-level programma	·	4 external, 13 internal     8-level programmable priority			
		• 3 processing mode	es (vectored interrupt,	context switching and m	acro service functions)		

Note Maintenance product

## LIST OF 78K/III SERIES PRODUCTS (2/2)

	μPD78322	μPD78320	μPD78312 <sup>Note</sup>	μPD78310 <sup>Note</sup>	μPD78312A	μPD78310A
Test source	Internal : 1			-	- 	
Instruction set	Instructions for $\mu$ PD78312 and 78310 significantly added.				Following instruction μPD78312 and 7831 • MOVW rp1, !addr • MOVW !addr16, rp	0 16 instruction
Pulse unit	On-chip watchdog tim     Standby function (STC)					
Fulse utilit	_		20-bit time base co     Pseudo static RAM			
Package	• 68-pin plastic QFJ (  • 74-pin plastic QFP (20  • 80-pin plastic QFP (14	0 × 20 mm)	• 64-pin plastic shrink DIP (750 mil)  • 64-pin plastic QFP (14 × 20 mm)  • 64-pin plastic QUIP  • 68-pin plastic QFJ (□ 950 mil)			

Note Maintenance product



APPENDIX B. TOOLS ★

#### **B.1 DEVELOPMENT TOOLS**

The following development tools are available for system development using the  $\mu$ PD78322.

### **Language Processor**

78K/III series relocatable assembler (RA78K/III)	Refers to the relocatable assembler which can be used commonly for the 78K/III series. Equipped with the macro function, the relocatable assembler is aimed at improved development efficiency.  The assembler is also accompanied by the structured assembler which can describe the program control structure explicitly, thus making it possible to improve the productivity and the maintainability of the program.				
	Host machine	OS	Supply medium	Part number	
	PC-9800 series	MO DOOTM	3.5-inch 2HD	μS5A13RA78K3	
		MS-DOS™	5-inch 2HD	μS5A10RA78K3	
	IBM PC/AT™ and		3.5-inch 2HC	μS7B13RA78K3	
	its compatible machine	PC DOS™	5-inch 2HC	μS7B10RA78K3	
	HP9000 series 700™	HP-UX™	DAT	μS3P16RA78K3	
	SPARCstation™	SunOS™	Cartridge tape	μS3K15RA78K3	
	NEWS™	NEWS-OS™	(QIC-24)	μS3R15RA78K3	
78K/III series C compiler (CC78K/III)	Refers to the C comp compiler is a program object codes which ar 78K/III series relocate	anguage to those			
				Part number	
	Host machine	os	Supply medium	Part number	
	DO 0000 and a	MO DOO	3.5-inch 2HD	μS5A13CC78K3	
	PC-9800 series	MS-DOS	5-inch 2HD	μS5A10CC78K3	
	IBM PC/AT and its	DO DOO	3.5-inch 2HC	μS7B13CC78K3	
	compatible machine	PC DOS	5-inch 2HC	μS7B10CC78K3	
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3	
	SPARCstation	SunOS	Cartridge tape	μS3K15CC78K3	
	NEWS	NEWS-OS	(QIC-24)	μS3R15CC78K3	

**Remark** Relocatable assembler and C compiler operations are assured only on the host machine and the OS above.



### **PROM Writing Tools**

	PG-1500	This PROM programmer allows programming, in stand-alone mode or via operation from a host computer, of a single-chip microcontroller with on-chip PROM by connection of the board provided and a separately available programmer adapter. It can program typical 256K-bit to 4M-bit PROMs.				
	UNISITE 2900	PROM programmer ma	de by Data I/O Japa	n Corporation.		
Hardware	PA-78P322GF PA-78P322GJ PA-78P322K PA-78P322KC PA-78P322KD PA-78P322L	PROM programmer adapters for writing programs to the μPD78P322 with a general PROM programmer such as the PG-1500.  PA-78P322GF For μPD78P322GF  PA-78P322GJ For μPD78P322GJ  PA-78P322K For μPD78P322K  PA-78P322KC For μPD78P322KC  PA-78P322KD For μPD78P322KD  PA-78P322L For μPD78P322L				
		Connects PG-1500 and PG-1500 on the host m		erial and parallel inter	face, and controls the	
		Host Machine	OS	Supply medium	Part number	
Software	PG-1500 controller	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13PG1500	
		PC-9600 series	INIO-DOS	5-inch 2HD	μS5A10PG1500	
		IBM PC/AT and its	PC DOS	3.5-inch 2HC	μS7B13PG1500	
		compatible machine	1000	5-inch 2HC	μS7B10PG1500	

**Remark** Operation of the PG-1500 controller is guaranteed only on the host machines and operating systems quoted above.



#### **Debugging Tools**

Hardware	IE-78327-R IE-78320-R <sup>Note</sup>	These are the in-circuit emulators which can be used for the development and debugging of application systems. Debugging is performed by connecting them to a host machine. The IE-78327-R can be used commonly for both the $\mu$ PD78322 subseries and the $\mu$ PD78328 subseries. The IE-78320-R can be used for the $\mu$ PD78322 subseries.				
	EP-78320GF-R EP-78320GJ-R EP-78320L-R	ecting the IE-78327-R o	r IE-78320-R to a			
	IE-78327-R control program (IE controller)	This program is for controlling the IE-78327-R from a host machine. It can execute commands automatically, thus enabling more efficient debugging.				
		Host machine	OS	Supply medium	Part number	
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78327	
				5-inch 2HD	μS5A10IE78327	
		IBM PC/AT and its compatible machine	DC DOC	3.5-inch 2HC	μS7B13IE78327	
			PC DOS	5-inch 2HC	μS7B10IE78327	
Software	IE-78320-R control program <sup>Note</sup> (IE controller)		-	20-R from a host machi more efficient debugging		
	(IE controller)	Host machine	Heet machine			
		Troot machine	os	Supply medium	Part number	
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78320	
		1 0 9000 series	WIO-DOG	5-inch 2HD	μS5A10IE78320	
		IBM PC/AT and its compatible machine	PC DOS	5-inch 2HC	μS7B10IE78320	

Remarks 1. The operation of each software is assured only on the host machine and the OS above.


**2.**  $\mu$ PD78322 subseries:  $\mu$ PD78320, 78322, 78P322, 78323, 78324, 78P324, 78320(A), 78320(A1),

78320(A2), 78322(A), 78322(A1), 78322(A2), 78323(A), 78323(A1), 78323(A2),

78324(A), 78324(A1), 78324(A2), 78P324(A), 78P324(A1), 78P324(A2)

 $\mu$ PD78328 subseries:  $\mu$ PD78327, 78328, 78P328, 78327(A), 78328(A)

**Note** The existing product IE-78320-R is a maintenance product. If you are going to newly purchase an in-circuit emulator, please use the alternative product IE-78327-R.



**Note** The socket is supplied with the emulation probe.

**Remark** It is also possible to use the host machine and the PG-1500 by connecting them directly by the RS-232C.



#### **B.2 EVALUATION TOOLS**

To evaluate the functions of the  $\mu$ PD78322, the following tools are made available.

Part Number	Host Machine	Function
EB-78320-98	PC-9800 series	By connecting to a host machine, it is possible to evaluate the functions equipped by the $\mu$ PD78322 in a simple manner. The command system of this product basically conforms to that of IE-78327-R and IE-78320-R. Therefore,
EB-78320-PC	IBM PC/AT or its compatible machine	it is easy to move to the development work of application systems by IE-78327-R or IE-78320-R. In addition a turbo access manager (µPD71P301) <sup>Note</sup> can be mounted on the board.

Note The turbo access manager ( $\mu$ PD71P301) is a maintenance product.

- Cautions 1. This product is not a development tool of  $\mu$ PD78322 application systems.
  - 2. This product is not equipped with the emulation function for executing the ROM incorporated in the  $\mu$ PD78322.

#### **B.3 EMBEDDED SOFTWARE**

The following embedded software programs are available to perform program development and maintenance more efficiently.

#### **Eeal-time OS**

Real-time OS (RX78K/III)	The RX78K/III is designed to provide a multi-task environment in the field of control application where real-time operation is required. By using this real-time OS, the performance of the whole system can be improved by allocating CPU's idle time to other processings. The RX78K/III provides the system call based on the $\mu$ ITRON specifications. The RX78K/III package provides tools (configurators) for creating RX78K/III's nucleus and multiple information table.					
	Host machine	Part number				
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13RX78320		
			5-inch 2HD	μS5A10RX78320		
	IBM PC/AT and its	PO POO	3.5-inch 2HC	μS7B13RX78320		
	compatible machine	PC DOS	5-inch 2HC	μS7B10RX78320		

Caution To purchase the operating system above, you need to fill in a purchase application form beforehand and sign a contract allowing you to use the software.

Remark When using the real-time OS RX78K/III, you need the assembler package RA78K/III (optional) as well.



### **Fuzzy Inference Development Support System**

Fuzzy knowledge data creation tools (FE9000, FE9200)	This program supports inputting/editing/evaluating (through simulation) of the fuzzy knowledge data (fuzzy rules and membership functions).					
	Host machine				Part number	
		OS		Supply medium		
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FE9000	
				5-inch 2HD	μS5A10FE9000	
	IBM PC/AT and its compatible machine	PC DOS	Winsows <sup>TM</sup>	3.5-inch 2HC	μS7B13FE9200	
				5-inch 2HC	μS7B10FE9200	
Translator (FT78K3)Note	This program converts the fuzzy knowledge data obtained with fuzzy knowledge data creation tools to an assembler source program for RA78K/III.					
	Host machine				Part number	
	1 lost machine	os		Supply medium		
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FT78K3	
				5-inch 2HD	μS5A10FT78K3	
	IBM PC/AT and its compatible machine	PC DOS		3.5-inch 2HC	μS7B13FT78K3	
				5-inch 2HC	μS7B10FT78K3	
Fuzzy inference module (FI78K/III) <sup>Note</sup>	This program executes fuzzy inference. Fuzzy inference is executed by being linked to the fuzzy knowledge data converted by the translator.					
	Host machine				Part number	
	Host machine	(	os	Supply medium	Part number	
	PC-9800 series	MS-DOS		3.5-inch 2HD	μS5A13FI78K3	
				5-inch 2HD	μS5A10FI78K3	
	IBM PC/AT and its compatible machine	PC DOS		3.5-inch 2HC	μS7B13FI78K3	
				5-inch 2HC	μS7B10FI78K3	
Fuzzy inference debugger (FD78K/III)	This is a support software program for evaluating and adjusting the fuzzy knowledge data at a hardware level by using the in-circuit emulator.					
					Darks	
	Host machine	os		Supply medium	Part number	
	PC-9800 series	MC DOC	3.5-inch 2HD	μS5A13FD78K3		
		MS-DOS		5-inch 2HD	μS5A10FD78K3	
	IBM PC/AT and its compatible machine	PC DOS		3.5-inch 2HC	μS7B13FD78K3	
				5-inch 2HC	μS7B10FD78K3	

Note Under development



### -NOTES FOR CMOS DEVICES-

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



For this product, the following User's Manual is available as a separate volume. Please refer to it in conjunction with manual.

• μPD78322 User's Manual : IEU1248

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed :  $\mu$ PD78320 The customer must judge the need for license :  $\mu$ PD78322

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademark of Sony Corporation.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.