

# **32K x 8 EEPROM - 5 Volt, Byte Alterable**

### **Description**

The MYXX28HC256 is a high performance CMOS 32K x 8 E<sup>2</sup>PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only nonvolatile memory.

The MYXX28HC256 supports a 128-byte page write operation, effectively providing a 24ms/byte write cycle and enabling the entire memory to be typically rewritten in less than 0.8 seconds. The MYXX28HC256 also features DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The MYXX28HC256 also supports the JEDEC standard Software Data Protection feature for protecting against inadvertent writes during power-up and power-down.

Endurance for the MYXX28HC256 is specified as a minimum 100,000 write cycles per byte and an inherent data retention of 100 years.




Figure 1 - Pin Configuration

## **Features**

- Access Time (ns): 70, 90, 120, 150
- Simple Byte and Page Write
  - Single 5V Supply
    - No External High Voltages or VPP Control Circuits
  - Self-Timed
    - ◆ No Erase Before Write
    - No Complex Programming
       Algorithms
  - No Overerase Problem
- Low Power CMOS:
  - Active: 60mA
  - Standby: 500mA
- Software Data Protection
  - Protects Data Against System Level Inadvertent Writes
- High Speed Page Write Capability
- Highly Reliable Direct Write<sup>™</sup> Cell
  - Endurance: 100,000 Write Cycles
- Data Retention: 100 Years
- Early End of Write Detection
  - DATA Polling
  - Toggle Bit Polling

	Options	Markings
Timing	70 ns access	-7
	90 ns access	-9
	120 ns access	-12
	150 ns access	-15
Packages	Ceramic flat pack	F
	CerDIP, 600 mil	CW
	CerLCC	ECA
	CerPGA	Р
	CerSOJ	ECJ
Operating	Military (-55°C to +125°C)	XT
Temp.	Industrial (-40°C to +85°C)	) IT



# **Pin Descriptions**

### Addresses (A0-A14)

The Address inputs select an 8-bit memory location during a read or write operation.

### Chip Enable (CE#)

The Chip Enable input must be LOW to enable all read/write operations. When CE# is HIGH, power consumption is reduced.

### Output Enable (OE#)

The Output Enable input controls the data output buffers and is used to initiate read operations.

### Data In/Data Out (I/00-I/07)

Data is written to or read from the  $\ensuremath{\mathsf{MYXX28HC256}}$  through the I/O pins.


### Write Enable (WE#)

The Write Enable input controls the writing of data to the MYXX28HC256.

### Table 1 - Pin Names

Parameter	Symbol
A <sub>0</sub> -A <sub>14</sub>	Address Inputs
1/0 <sub>0</sub> -1/0 <sub>7</sub>	Data Input/Output
WE#	Write Enable
CE#	Chip Enable
OE#	Output Enable
V <sub>CC</sub>	+5V
V <sub>SS</sub>	Ground
NC	No Connect

### Figure 2 - Functional Diagram





## **Device Operation**

#### Read

Read operations are initiated by both OE# and CE# LOW. The read operation is terminated by either CE# or OE# returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either OE# or CE# is HIGH.

#### Write

Write operations are initiated when both CE# and WE# are LOW and OE# is HIGH. The MYXX28HC256 supports both a CE# and WE# controlled write cycle. That is, the address is latched by the falling edge of either CE# or WE#, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE# or WE#, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3ms.

### **Page Write Operation**

The page write feature of the MYXX28HC256 allows the entire memory to be written in typically 0.8 seconds. Page write allows up to one hundred twenty-eight bytes of data to be consecutively written to the MYXX28HC256 prior to the commencement of the internal programming


cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A7 through A14) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to one hundred twentyseven bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the WE# HIGH to LOW transition, must begin within 100ms of the falling edge of the preceding WE#. If a subsequent WE# HIGH to LOW transition is not detected within 100ms, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100ms.

### Write Operation Status Bits

The MYXX28HC256 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 3.

### Figure 3 - Status Bit Assignment



### DATA Polling (I/O<sub>7</sub>)

The MYXX28HC256 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the MYXX28HC256, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on  $I/O_7$  (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete,  $I/O_7$  will reflect true data.


### Toggle Bit (I/O<sub>6</sub>)

The MYXX28HC256 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O<sub>6</sub> will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read and write operations.




## **DATA Polling I/07**

#### Figure 4 - Data Polling Bus Sequence



#### Figure 5 - Data Polling Software Flow




DATA Polling can effectively halve the time for writing to the MYXX28HC256. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates one method of implementing the routine.




## The Toggle Bit I/O<sub>6</sub>

### Figure 6 - Toggle Bit Bus Sequence



#### Figure 7 - Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple MYXX28HC256 memories that is frequently updated. The timing diagram in Figure 6 illustrates the sequence of events on the bus. The software flow diagram in Figure 7 illustrates a method for polling the Toggle Bit.



## **Hardware Data Protection**

The MYXX28HC256 provides two hardware features that protect nonvolatile data from inadvertent writes.

- Default V<sub>CC</sub> Sense All write functions are inhibited when V<sub>CC</sub> is  $\leq$  3.5V Typically.
- Write Inhibit Holding either OE# LOW, WE# HIGH, or CE# HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity.

## **Software Data Protection**

The MYXX28HC256 offers a software controlled data protection feature. The MYXX28HC256 is shipped from Micross with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once  $V_{CC}$  was stable. The MYXX28HC256

can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.


Once the software protection is enabled, the MYXX28HC256 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device.


## **Software Algorithm**

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 9 and 10 for the sequence. The three-byte sequence opens the page write window enabling the host to write from one to one hundred twenty-eight bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.




## **Software Data Protection**





#### Figure 9 - Write Sequence for Software Data Protection




Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the MYXX28HC256 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the MYXX28HC256 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.




## **Resetting Software Data Protection**

#### Figure 10 - Reset Software Data Protection Timing Sequence



#### Figure 11 - Write Sequence for Resetting Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an EEPROM programmer, the following six step algorithm will reset the internal protection circuit. After  $t_{WC}$ , the MYXX28HC256 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.



## **System Considerations**

Because the MYXX28HC256 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that CE# be decoded from the address bus and be used as the primary device selection input. Both OE# and WE# would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the MYXX28HC256 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling CE# will cause transient current spikes. The magnitude of

these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a  $0.1\mu F$  high frequency ceramic capacitor be used between  $V_{CC}$  and  $V_{SS}$  at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a  $4.7\mu\text{F}$  electrolytic bulk capacitor be placed between  $V_{CC}$  and  $V_{SS}$  for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



#### Table 2 - Absolute Maximum Ratings\*

#### \*Note

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 3 - Recommended Operating Conditions

Temperature	Min.	Max.
Commerical	0°C	+70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

#### Table 4 - DC Operating Characteristics

Over the recommended operating conditions unless otherwise specified.

Symbol	Symbol Parameter		Limits		Units	Test Conditions		
Symbol	Parameter	Min.	Typ.1	Max.	Units	Test conditions		
I <sub>CC</sub>	V <sub>CC</sub> Active Current (TTL Inputs)		30	60	mA	$CE\# = OE\# = V_{IL}; WE\# = V_{IH}$ All I/O's = Open; Address Inputs = .4V/2.4V Levels @ f = 10MHz		
I <sub>SB1</sub>	$V_{CC}$ Standby Current (TTL Inputs)		1	2	IIIA	CE# = V_{IH}; OE# = V_{IL}; All I/O's = Open; Other Inputs = V_{IH}		
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (CMOS Inputs)		200	500		CE# = V <sub>CC</sub> - 0.3V; OE# = GND; All I/O's = Open; Other Inputs = V <sub>CC</sub> - 0.3V		
lu	Input Leakage Current			10	μA	$V_{\rm IN}=V_{\rm SS}$ to $V_{\rm CC};$ CE# $=V_{\rm IH}$		
I <sub>LO</sub>	Output Leakage Current			10		$V_{OUT}=V_{SS}$ to $V_{CC};$ CE# $=V_{IH}$		
V <sub>IL</sub> 2	Input LOW Voltage	-1		0.8				
V <sub>IH</sub> 2	Input HIGH Voltage	2		V <sub>CC</sub> +1	V			
V <sub>OL</sub>	Output LOW Voltage			0.4		$I_{OL} = 6mA$		
V <sub>OH</sub>	Output HIGH Voltage	2.4				$I_{OH} = -4mA$		

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2.  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.



#### Table 5 - Power-Up Timing

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> 1	Power-Up to Read	100	μs
t <sub>PUW</sub> 1	Power-Up to Write	5	ms

1. This parameter is periodically sampled and not 100% tested.

#### Table 6 - Capacitance

 $T_A = +25^{\circ}C$ ; f = 1MHz;  $V_{CC} = 5V$ 

Symbol	Symbol Test Max. Units		Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance	10	- 5	$V_{I/O} = OV$
C <sub>IN</sub>	Input Capacitance	6	pF	$V_{IN} = OV$

#### Table 7 - Endurance and Data Retention

Parameter	Min.	Max.	Units
Endurance	100,000		Cycles
Data Retention	100		Years

#### Table 8 - AC Conditions of Test

Input Pulse Levels	OV to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V

#### Table 9 - Mode Selection

CE#	0E#	WE#	Mode	I/0	Power
	L	Н	Read	D <sub>OUT</sub>	Activo
	Н	L	Write	D <sub>IN</sub>	Active
Н	Х	Х	Standby & Write Inhibit	High Z	Standby
V	L	Х	A.C. 1. 1. 1. 1. 1.		
Х	Х	Н	Write Inhibit		



#### Figure 12 - Equivalent AC Load Circuit





Figure	13 -	Symbol	Table
--------	------	--------	-------





## **AC Characteristics**


Over the recommended operating conditions unless otherwise specified.

### Table 10 - Read Cycle Limits

Cumhal	Deveneter	Parameter MYXX28HC256-7		MYXX28HC256-90		MYXX28HC256-12		MYXX28HC256-15		Unito	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max	Units	
t <sub>RC</sub>	Read Cycle Time	70		90		120		150			
t <sub>CE</sub>	Chip Enable Access Time		70		00		100		150		
t <sub>AA</sub>	Address Access Time		70		90		120		150		
t <sub>OE</sub>	Output Enable Access Time		35		40		50		50		
t <sub>LZ</sub> 1	CE# LOW to Output Active		0		0						ns
t <sub>oLZ</sub> 1	OE# LOW to Output Active	0		0		0	0				
t <sub>HZ</sub> 1	CE# HIGH to High Z Output		05		40		50		50		
t <sub>OHZ</sub> 1	OE# HIGH to High Z Output		35		40		50		50		
t <sub>OH</sub>	Output Hold from Address Change	0		0		0		0			

1.  $t_{LZ}$  min.,  $t_{HZ}$ ,  $t_{OLZ}$  min. and  $t_{OHZ}$  are periodically sampled and not 100% tested,  $t_{HZ}$  and  $t_{OHZ}$  are measured, with CL = 5pF, from the point when CE#, OE# return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

### Figure 14 - Read Cycle





#### Table 11 - Write Cycle Limits


Symbol	Parameter	Min.	Typ.1	Max.	Units
t <sub>WC</sub> 2	Write Cycle Time		3	5	ms
t <sub>AS</sub>	Address Setup Time	0			
t <sub>AH</sub>	Address Hold Time	50			_
t <sub>CS</sub>	Write Setup Time	0			
t <sub>CH</sub>	Write Hold Time	0			
t <sub>CW</sub>	CE# Pulse Width	50			ns
t <sub>OES</sub>	OE# HIGH Setup Time	0			-
t <sub>OEH</sub>	OE# HIGH Hold Time	0			
t <sub>WP</sub>	WE# Pulse Width	50			
t <sub>WPH</sub> 3	WE# High Recovery (page write only)	50			
t <sub>DV</sub>	Data Valid			1	μs
t <sub>DS</sub>	Data Setup	50			ns
t <sub>DH</sub>	Data Hold	0			
t <sub>DW</sub> 3	Delay to next Write after polling is true	10			– µs
t <sub>BLC</sub>	Byte Load Cycle	0.15		100	

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

 t<sub>WC</sub> is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

3.  $t_{WPH}$  and  $t_{DW}$  are periodically sampled and not 100% tested.

### Figure 15 - WE# Controlled Write Cycle





#### Figure 16 - CE# Controlled Write Cycle






Figure 17 - Page Write Cycle




- 1. Between successive byte writes within a page write operation, OE# can be strobed LOW: e.g. this can be done with CE# and WE# HIGH to fetch data from another memory device within the system for the next write; or with WE# HIGH and CE# LOW effectively performing a polling operation.
- 2. The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE# or WE# controlled write cycle timing.



### Figure 18 - DATA Polling Diagram<sup>1</sup>



### Figure 19 - Toggle Bit Timing Diagram<sup>1</sup>




1. Polling operations are by definition read cycles and are therefore subject to read cycle timings.



## **Packaging Information**






NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



Figure 21 - 32-Pad Ceramic Leadless Chip Carrier Package Type ECA




NOTE:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: ±1% NTL ±0.005 (0.127)




Figure 22 - 28-Lead Ceramic Pin Grid Array Package Type P



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)




Figure 23 - 28-Lead Ceramic Flat Pack Type F



#### NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



## Figure 24 - 32-Lead Ceramic SOJ Type ECJ





## **Ordering Information**

### Table 12 - Device Numbering

Device Number	Package Type	Speed	Temperature
		-7 = 70ns	
	CorDID	-9 = 90ns	IT/XT
MYXX28HC256CW	CerDIP	-12 = 120ns	
		-15 = 150ns	
		-7 = 70ns	IT/XT
	Corl CC	-9 = 90ns	
MYXX28HC256ECA-	CerLCC	-12 = 120ns	
		-15 = 150ns	
		-7 = 70ns	IT/XT
	CerFP	-9 = 90ns	
MYXX28HC256F-	Ceifp	-12 = 120ns	
		-15 = 150ns	
		-7 = 70ns	_
MYXX28HC256P- CerPGA	CorDCA	-9 = 90ns	IT/XT
	CEIPGA	-12 = 120ns	
		-15 = 150ns	
	-7 = 70ns		
MYXX28HC256ECJ	CerSOJ	-9 = 90ns	IT/XT
IVITAAZOHUZDUEUJ	UCH 201	-12 = 120ns	11/入1
		-15 = 150ns	

 $IT = Industrial Temperature Range -40^{\circ}C to +85^{\circ}C$ 

 $XT = Extended Temperature Range -55^{\circ}C to +125^{\circ}C$ 



## **Document Title**

32K x 8 EEPROM - 5 Volt, Byte Alterable

## **Revision History**

Revision #	History	Release Date	Status
1.3	Initial Release	November 2012	Preliminary
1.4	Added ceramic SOJ package drawing and option Changed status to "Released" Corrected part number Corrected figure designations	February 2013	Released