

# LV4124W

## Single-chip LCD panel driver IC (Supports the ALP202 LCD panel)

## **Overview**

The LV4124W is a LCD panel driver for use in lowtemperature polysilicon TFT LCDs that integrates an RGB decoder, a driver, and a timing controller in a single chip. This IC is manufactured in Bi-CMOS process and supports the ALP202 2.0-inch color LCD panel.

#### Functions

- Analog block: RGB decoder/driver
- Digital block: Timing generator

### **Features**

- Supports NTSC/PAL standard
- Supports composite, Y/C, and Y/color difference inputs
- Built-in BPF, TRAP, and DL circuits
- Sharpness function
- Dual point  $\gamma$  correction circuit
- Pre-charge circuit
- R and B outputs delay time correction circuit (Supports up and down and right and left inversions)
- · Polarity reverse circuit
- External RGB input supported
- · Line inversion supported
- Supports AC drive for the LCD panel during no signal
- Serial bus for mode setting and electric VR


## Package

• SQFP-64 plastic package

## **Package Dimensions**

unit: mm

SQFP-64



Any and all SANYO products descr bed or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products descr bed or contained herein in such applications.

SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products descr bed or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## **Specifications** Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Rating	Units
	V <sub>CC</sub> 1 max	Analog 4.5V system	6	V
Maximum supply voltage	V <sub>CC</sub> 2 max	Analog 12V system	14	V
	V <sub>DD</sub> max	Digital system	4.5	V
Allowable power dissipation	Pd max	With Ta ≤ 75°C*	350	mV
Operating temperature	Topr		-15 to +75	°C
Storage temperature	Tstg		-40 to +125	°C
	VINA	Analog input pins	–0.3 to V <sub>CC</sub> 1	V
Input pin voltage	VIND	Digital input pins	-0.3 to V <sub>DD</sub> +0.3	V

Note \*: When mounted on a printed circuit board ( $30 \times 30$  mm, t = 1.6 mm, material: glass/epoxy)

#### Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Rating	Units
	V <sub>CC</sub> 1	Analog 4.5V system	4.5	V
Recommended supply voltage	V <sub>CC</sub> 2	Analog 12V system	12.0	V
	V <sub>DD</sub>	Digital system	3.0	V
	V <sub>CC</sub> 1op	Analog 4.5V system	4.25 to 5.25	V
Operating supply voltage range	V <sub>CC</sub> 2op	Analog 12V system	11 to 13.5	V
	V <sub>DD</sub> op	Digital system	2.7 to 3.6	V

## Electrical Characteristics at $V_{CC}1 = 4.5 \text{ V}$ , $V_{CC}2 = V_{CC}PCD = 12.0 \text{ V}$ , GND1 = GND2 = GNDPCD = 0 V, $V_{DD} = 3.0 \text{ V} \text{ V}_{SS}1 = \text{V}_{SS}2 = 0 \text{ V}$ , and $Ta = 25^{\circ}C$

#### **DC Characteristics**

Parameter	Cumhal	Conditions			Ratings		Unit
Parameter	Symbol	Conditions		min	typ	max	Unit
[Current Characteris ics]							
	ICC11	Input SIG4 to (A) and SIG2 (0 dB) to (B).	Composite input	22	29	35	mA
Current drain: V <sub>CC</sub> 1	ICC12	Measure the ICC1 current.	Y/C input	21	28	34	mA
4.5V system	ICC13	Input SIG4 to (A), (D), and (E). Measure the ICC1 current.	Y/color difference input	18	23	28	mA
Current drain: V <sub>CC</sub> 2 12V system	ICC2	Input SIG4 to (A) and SIG2 (0 dB) to (B). Measure the ICC2 current.		4.5	6.5	8.5	mA
Current drain: V <sub>DD</sub> MOS circuit blocks	IDD	Input SIG4 to (A) and SIG2 (0 dB) to (B). Measure the IDD current.	4.5	6.0	7.5	mA	
[Digital Block Input and Output Chara	acteristics]	·					
Input current	ll1	Input pins with built-in pull-up resistors *1	$V_N = V_{SS}$	-24	-60	-145	μA
	112	Input pins with built-in pull-down resistors *	24	60	145	μA	
High-level output voltage	V <sub>OH</sub> 1	loh = -1 mA *3		V <sub>DD</sub> - 0.2			V
Low-level output voltage	V <sub>OL</sub> 1	lol = 1 mA *3				0.3	V
CKO pin high-level output voltage	V <sub>OH</sub> 2	loh = -3 mA		0.5V <sub>DD</sub>			V
CKO pin low-level output voltage	V <sub>OL</sub> 2	lol = 3 mA				$0.5V_{DD}$	V
RPD pin high-level output voltage	V <sub>OH</sub> 3	loh = -0.5 mA		V <sub>DD</sub> – 1.2			V
RPD pin low-level output voltage	V <sub>OL</sub> 3	loh = 0.7 mA				1.0	V
RPD pin output off leakage current	IOFF	In the high-impedance state, $V_{OUT} = V_{SS}$ o	r V <sub>DD</sub> .	-40		40	μA
Input voltage threshold (high)	VTDH	Input pins *1, *2		0.7V <sub>DD</sub>			V
Input voltage threshold (low)	VTDL	Input pins *1, *2				0.3V <sub>DD</sub>	V

Notes: 1. Input pins with built-in pull-up resistors: VDIN, CSH, CSV, SCLK, DATA, and LOAD

2. Input pins with built-in pull-down resistors: PANEL and TEST

3. Output pins other than CKO and RPD: XSTH, STH, CKH2, CKH1, PCG2, PCG1, HD, XSTV, STV, CKV2, CKV1, XENB, ENB, and VD.

## AC Characteristics (1) when the T41, T44, and T46 outputs are measured at the noninverted outputs.

Determe	tor	Symbol	Conditions			Ratings		l Init
Parame	ter	Symbol	Conditions		min	typ	max	Unit
[Luminance Signal S	system]							
Contrast characteris	tics (typ.)	GCNTTP	Input SIG4 to (A) and measure the ratio of the Ta amplitude (white - black) to the input amplitude.	44 output	13	17	21	dB
Contrast characteris	tics (min.)	GCNTMN	Input SIG4 to (A) and measure the ratio of the T44 output amplitude (white - black) to the input amplitude.		-9	-5	-1	dB
Maximum video gain		GV	Input SIG4 to (A) and measure the ratio of the T44 output amplitude (white - black) to the input amplitude.		19	22	25	dB
[Luminance Signal F	requency C	haracteristic	s]					
Y/C input		FCYYC	Take the T44 output amplitude with SIC7 (0 dP	no hurat		5.0		
Composite input		FCYCMN	Take the T44 output amplitude with SIG7 (0 dB, no burst, 100 kHz) input to (A) as 0 dB. Modify the input frequency and determine he frequency such that the output is down		2.5			MHz
	PAL	FCYCMP	–3 dB.		2.5			
Image quality adjustment range 1 (Y/C input)		GSHP1X	Take the T44 output amplitude with SIG7 (100 kHz) input to (A) as 0 dB. Determine	MAX	12	16		dB
		GSHP1N	the ratio of the output amplitude with a 2.5-MHz SIG7 input.	MIN		0	2	
Image quality adjustment range 3 (composite input)		GSHP3X	Take the T44 output amplitude with SIG7 (100 kHz) input to (A) as 0 dB. Determine the	MAX	6	10		dB
		GSHP3N	ratio of the output amplitude with a 2.0-MHz SIG7 input.	MIN		-2	3	
Chrominance signal leakage		CRLEKY	Input SIG2 (0 dB) to (A) and using a spectrum analyzer, measure the 3.58 and 4.43 MHz components in the input and in T44. Let $\Delta$ CLK be that difference. Use that value to determine CRLEKY from the following formula: <i>CRLEKY</i> = 150 mV × 10 $\Delta$ CLK/20				30	mV
[Luminance Signal Ir	nput to Outp	ut Delay]						
Y/C input		TDYYC			250	350	450	ns
Composite input	NTSC	TDYCMN	Input SIG5 (VL = 150 mV) to (A).Measure the de between a rising edge in the input and the corres rising edge in the T44 noninverted output.	,	500	600	700	ns
	PAL	TDYCMP			500	600	700	ns
[Color Difference Sig	nal System	]						
Color difference inpu	ıt color	GEXCMX	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB no burst) to (D). Let VC0 be the T41 output ampl (100 kHz) when COL = 128. Let VC2 be the T41 amplitude (100 kHz) when COL = 0. Let VC1 be	litude output	+4	+6		dB
adjustment		GEXCMN	output amplitude (100 kHz) when COL = 0. Let VC be the 141 output amplitude (100 kHz) when SIG1 is set to -10 dB and COL = 255. Then calculate the following formulas. GEXCMX = 20log (VC1/VC0) +10 GEXCMN = 20log (VC2/VC0)			-15	-11	dB
Color difference balance		VEXCBL	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB no burst) to (D) and (E). Let VB be the T41 output amplitude (100 kHz), a be he T46 output amplitude (100 kHz). Calculate VEXCBL = VR/VB.		0.85	1	1.15	_

Parameter	Sumbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
[Color Difference Signal System	]					
Color difference input balance	GEXRMX	Input SIG5 (VL = 150 mV) to (A) and SIG1 (-6 dB, 100 kHz, no burst) to (D) and (E). When TINT = 128, let VR0 be the T46 output amplitude		+3		dB
adjustment R	GEXRMN	(100 kHz) and let VB0 be the T41 output amplitude (100 kHz). When TINT = 255, let VR1 be the T46 output amplitude and let VB1 be the T41 output amplitude.	-3	-4.5		dB
Color difference input balance adjustment B	GEXBMX	When TINT = 0, let VR2 be the T46 output amplitude and let VB2 be the T41 output amplitude. Then calculate the following formulas.	-3	-4.5		dB
	GEXBMN	GEXRMX = 20log (VR1/VR0) GEXRMN = 20log (VR2/VR0) GEXBMX = 20log (VB1/VB0) GEXBMN = 20log (VB2/VB0)	+2	+3		dB
G-Y matrix characteristics	VEXGBN	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (D). Let VEXB be the T41 output amplitude (100 kHz) and VEXBG be the T44 output amplitude (100 kHz).Calculate VEXGB = VEXBG/VEXB.	0.21	0.24	0.27	_
(NTSC)	VEXGRN	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (E). Let VEXR be the T46 output amplitude (100 kHz) and VEXRG be the T44 output amplitude (100 kHz). Calculate VEXGR = VEXRG/VEXR.	0.46	0.51	0.56	-
G-Y matrix characteristics	VEXGRP	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (D). Let VEXB be the T41 output amplitude (100 kHz) and VEXBG be the T44 output amplitude (100 kHz).Calculate VEXGB = VEXBG/VEXB.	0.17	0.19	0.21	-
(PAL)	VEXGRP	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (E). Let VEXR be the T46 output amplitude (100 kHz) and VEXRG be the T44 output amplitude (100 kHz). Calculate VEXGR = VEXRG/VEXR.	0.46	0.51	0.56	-

## AC Characteristics (2)

Parameter	Cumhal	Conditions			Ratings		Unit
Parameter	Symbol	Conditions		min	typ	max	Unit
[Chrominance Signal System]		-					
ACC amplitude characteristics 1	ACC1	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (0, +6, and –20 dB, 3.58 MHz,	NTSC	-3	0	+3	
	ACCT	burst/chrominance phase = $180^{\circ}$ , and also 4.43 MHz, burst/chrominance phase = $\pm 135^{\circ}$ ).	PAL	-3	0	+3	dB
ACC amplitude characteristics 2	ACC2	<ul> <li>Measure the T53 output amplitude, and let V0, –</li> <li>V1, and V2 correspond to 0 dB, +6 dB, and –20 dB, respectively.</li> </ul>	VTSC	-3	0	+3	UB
	ACCZ	ACC1 = 20log (V1/V0) ACC2 = 20log (V2/V0)	PAL	-3	0	+3	
APC pull-in range	FAPC	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (0 dB, 3.58 MHz, burst/chrominance phase = 180°, and also 4.43 MHz, burst/chrominance phase = $\pm$ 135°). Measure the T44 output amplitude. Modify the	NTSC	±500			Hz
APC pull-in range		SIG2 burst frequency, until the killer is released. Measure the frequency f1 that appears in the T41 output. NTSC f1 = 3579545 Hz PAL f1 = 4433619 Hz	PAL	±500			112

Parameter	Symbol	Conditions	ŀ	. I	Ratings		Unit
	-			min	typ	max	
[Chrominance Signal System]					I		
Color adjustment characteristics (maximum)	GCOLMX	Input SIG5 (VL = 150 mV) to (A), and input SIG2 burst/chrominance phase = $180^{\circ}$ ) to (B). Let V0, V1, and V2 be the chrominance signal arr	nplitude	+4	+6		dB
Color adjustment characteristics (minimum)	GCOLMN	when COL = 128, COL = 255, and COL = 0, resp Calculate GCOLMX = 20log (V1/V0), and GCOLM (V2/V0).			-20	-15	dB
Tint adjustment range (maximum)	TNTMX	Input SIG5 (VL = 150 mV) to (A), and input SIG2 a variable burst/chrominance phase) to (B). Let $\theta 0, \theta 1$ , and $\theta 2$ be the phases when the T41		-30	-40		deg
Tint adjustment range (minimum)	TNTMN	amplitude is minimum when TINT = 128, TINT = 2 TINT = 0, respectively. Calculate TNTMX = $\theta 1 - \theta 0$ , and TNTMN = $\theta 2 - \theta$		30	40		deg
Killer operating input level	ACKN	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (with a variable level, burst/chrominance phase = $180^{\circ}$ , and also burst/chrominance phase = $\pm 135^{\circ}$ ).	NTSC		-36	30	dB
	ACKP	Measure the T41 output amplitude. Gradually lower the SIG3 level (amplitude) until the killer function operates and measure that level.			-33	-27	dB
Demodulator output amplitude ra io (NTSC)	VRBN	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let VB be the maximum amplitude of the T41 chrominance demodulated signal, let VG be the maximum amplitude of the T44		0.53	0.63	0.73	_
	VGBN	chrominance demodulated signal, and let VR be t maximum amplitude of the T46 chrominance dem signal Calculate VRBN = VR/VB and VGBN = VG/VB.	0.25	0.32	0.39	_	
Demodulator output phase	θRBN	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (B). Modify the chrominance signal phase, let $\theta$ B be t at the maximum amplitude of the T41 chrominance dependented characteristics.	the phase	99	109	119	deg
difference (NTSC)	θGBN	demodulated signal, let $\theta$ G be the phase at the maximum amplitude of the T44 chrominance demodulated signal, and let $\theta$ R be the phase at the maximum amplitude of the T46 chrominance demodulated signal. Calculate $\theta$ RBN = $\theta$ R – $\theta$ B and $\theta$ GBN = $\theta$ G – $\theta$ B.		230	242	254	deg
Demodulator output	VRBP	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (B). Modify the chrominance signal phase, let VB be t maximum amplitude of the T41 chrominance dem	he	0.65	0.75	0.85	-
amplitude ra io (PAL)	VGBP	signal, let VG be the maximum amplitude of the T chrominance demodulated signal, and let VR be maximum amplitude of the T46 chrominance dem signal Calculate VRBP = VR/VB and VGBP = VG/VB.	he	0.33	0.40	0.47	_
Demodulator output phase difference (PAL)	θRBP	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let $\theta$ B be the phase at the maximum amplitude of the T41 chrominance demodulated signal, let $\theta$ G be the phase at the maximum amplitude of the T44 chrominance demodulated signal, and let $\theta$ R be the phase at the maximum amplitude of the T46 chrominance demodulated signal. Calculate $\theta$ RBP = $\theta$ R – $\theta$ B and $\theta$ GBP = $\theta$ G – $\theta$ B.		80	90	100	deg
	θ GBP			232	244	256	deg

## AC Characteristics (3)


Parameter	Symbol	Conditions		Ratings		Unit
IPCP Signal and PCD Output Su	reternel		min	typ	max	
[RGB Signal and PCD Output Sy	stemsj					
RGB signal and PCD output DC voltage	VOUT	Input SIG5 (VL = 0 mV) to (A), adjust the BRIGHT parameter with the serial bus data so that T44 is 9 Vp-p, and measure the DC voltages on T39, T41, T44, and T46.	5.85	6.00	6.15	v
RGB signal and PCD output DC voltage difference	∆VOUT	Determine the maximum value of the differences in the measured values of VOUT in he previous item for T39, T41, T44, and T46.		0	100	mV
RGB signal and PCD output	VLIMMX	Input SIG3 to (A), and measure the maximum value (VLIMMX) and minimum value (VLIMMN) of the voltage range (black - black) over which the black limiter operates				Vpp
Color difference input balance	VLIMMN	when V54 is varied for T39, T41, T44, and T46. Measure VLIMMX when V54 = 0 V, and measure VLIMMN when V54 = 4.5 V.			5.2	Vpp
	BRTMX	Input SIG5 (VL = 0 mV) to (A) and set BRT to 0. Measure the T41, T44, and T46 outputs (black - black).	9.0			Vpp
Brightness variation	BRTMN	Input SIG5 (VL = 0 mV) to (A) and set BRT to 255. Measure the T41, T44, and T46 outputs (black - black).			4.0	Vpp
PCD variation	PCDMX	Input SIG5 (VL = 0 mV) to (A) and measure the T39 output (black - black) when P-BRT is set to 255.	9.0			Vpp
	PCDMN	Input SIG5 (VL = 0 mV) to (A) and measure the T39 output (black - black) when P-BRT is set to 0.			3	Vpp
Sub-brightness variation	SBBRT	Input SIG5 (VL = 0 mV) to (A) and measure the T44 output (black - black) with respect to the T41 and T46 outputs (black - black) when R-BRT = B-BRT = 0, and when R-BRT = B-BRT = 255.	±2.0	±3 0		v
RGB inter-signal gain difference	∆GRGB	Input SIG4 to (A) and determine the level difference between the largest and the smallest of the noninverted output amplitudes (white - black) for T41, T44, and T46.	-0.5	0	0.5	dB
RGB inverted/noninverted gain difference	∆GINV	Input SIG4 to (A) and determine the difference between the inverted output amplitude and he noninverted output amplitude (white - black) for T41, T44, and T46.	-0.5	0	0.5	dB
RGB inter-signal black level potential difference	ΔVBL	Input SIG4 to (A) and determine the difference between the highest and lowest black levels in the inverted and noninverted T41, T44, and T46 outputs.			300	mV
	Gγ1	Input SIG8 to (A), adjust the T44 inverted output black level to be 1.5 V with BRT, and adjust he amplitude (black -	23.0	26 0	29.0	dB
Gamma gain	Gγ2	white) to be 3.5 V with CONT. Measure VG1, VG2, and VG3 and calculate the following formulas. G $\gamma$ 1 = 20log (VG1/0.0357)	12.0	15 0	18.0	dB
	Gγ3	Gγ2 = 20log (VG2/0.0357) Gγ3 = 20log (VG3/0.0357)	18.0	21 0	25.0	dB
Gamma 1 adjustment range	Vγ1MN	Input SIG8 to (A) and set the T44 output (black - black) to 9 V p-p with the BRIGHT adjustment. Read the gamma gain transition point at the input signal IRE level when $\gamma 1 = 0$ and			0	IRE
Camma r aujuoument falliye	Vγ1MX	when $\gamma 1 = 255$ . V $\gamma 1$ MN is when $\gamma 1 = 0$ , and V $\gamma 1$ MX is when $\gamma 1 = 255$ .	70			IRE
Gamma 2 adjustment range	Vy2MN	Input SIG8 to (A) and set the T44 output (black - black) to 9 V p-p with the BRIGHT adjustment. Read the gamma gain transition point at the input signal IRE level when $\gamma 2 = 0$ and				IRE
amma 2 adjustment range –	Vγ2MX	when $\gamma 2 = 255$ . V $\gamma 2MN$ is when $\gamma 2 = 0$ , and V $\gamma 2MX$ is when $\gamma 2 = 255$ .			30	IRE
PCD transition time	tPCDH	The transition time for a load of 8000 pF and an amplitude of 9 V p-p.			2.5	μs
	tPCDL	tPCDH: For rising edges. tPCDL: For falling edges.			2.5	μs

## AC Characteristics (4)

Parameter	Symbol	Conditions				Ratings		Unit
Parameter	Symbol	Conditions		mi	n	typ	max	Unit
[Filter Characteristics]	1	I						
		Input SIG5 (VL = 0 mV) to (A) and SIG1 (0 dB) to (B). Take the T53 chrominance	NTSC 1.5	0 MHz		-15	-10	dB
Bandpass filter attenuation	ATBPF	amplitude when the center frequency	PAL 2.0	0 MHZ		–15	-10	dB
		(3.58 and 4.43 MHz) is input to be 0 dB, and measure the T53 output attenuation for he frequencies listed at the right.	NTSC 5.5	0 MHz		-7	-2	dB
			PAL 6.8	0 MHz		-8	-3	dB
Trap attenuation	ATRAPN	Input SIG7 (0 dB, 3.58 and 4.43 MHz) to (A and measure the T44 output with a spectru analyzer. Taking the T44 amplitude in Y/C	SC		-40	-30	dB	
Trap allenualion	ATRAPP	mode to be 0 dB, determine the attenuation composite input mode.		AL		-40	-30	dB
R-Y and B-Y low-pass filter	DEMLPF	Input SIG5 (VL = 150 mV) to (A) and SIG2 + 100 kHz) to (B). Take the T44 output 100 am plitude at this time to be 0 dB, and dete frequency at which the output beat compon 3 dB when the SIG2 frequency is increased	onent ced by	0.7	0.9	1.1	MHz	
[Sync Separator Circuit and TG	System]	I		I				
Input synchronizing signal amplitude sensitivity	WSSEP	Input SIG5 (VL = 0 mV, VS = 143 mV, varia and verify synchronization with the T23 HD Determine the value of WS at the point syn- the T23 HD output is lost when the SIG5 W made narrower starting at 4.7 $\mu$ s.	n with	2.0			μs	
Sync separator circuit input sensitivity	VSSEP	verify synchronization with the T23 HD outp value of VS at the point synchronization with	Input SIG5 (VL = 0 mV, WS = $4.7 \mu$ s, variable VS) to (A) and verify synchronization with the T23 HD output. Determine the value of VS at the point synchronization with the T23 HD output is lost when the SIG5 VS is gradually reduced starting at 143 mV.					mV
Sync separator circuit output	TDSYL		Input SIG5 (VL = 0 mV, WS = $4.7 \mu$ s, VS = $143 \text{mV}$ ) to (A) and measure the delay time with respect to the T12 RPD output. Here, TDSVI is the delay from the fall of the input				830	ns
delay	TDSYH	HSYNC signal to the fall of the T12 RPD ou is the delay from the rise of the input HSYN rise of the T12 RPD output.		the	4.7	5.0	5.3	μs
Horizontal pull-in range	HPLLN	Input SIG5 (VL = 0 mV, WS = 4.7 $\mu$ s, VS = 143 mV, variable horizontal frequency) to ( <i>A</i> and verify synchronization withthe T23 HD output. Determine the frequency fH at which	,	SC ±	500			Hz
	HPLLP	synchronization is achieved when the SIG5 horizontal frequency is varied starting from state where I/O synchronization is lost. Calculate HPLLN = fH – 15734 and HPLLP fH – 15625.		AL ±{	500			Hz

Deremeter	Cumhal	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
[External I/O Characteristics]						
External RGB input threshold	VTEXTB	Input SIG5 (VL = 0 mV) to (A) and SIG6 (variable VL) to (C). Let VEXTB be the voltage at which the T41, T44, and T46 outputs reach the black level when the amplitude (VL) is	0.8	1	1.2	V
voltage	VTEXTW	raised starting at 0 V. Then, let VTEXTW be the voltage at which the outputs reach the white level as the amplitude is increased further.		2.0	2.2	V
External RGB input to output transmission delay time	TDEXTH	Input SIG5 (VL = 0 mV) to (A) and SIG6 (VL = 3 V) to (C). Measure TDEXTH, the delay in the T41, T44, and T46		100	120	ns
	TDEXTL	output rise, and TDEXTL, the delay in the output fall time.	70	100	120	ns
External RGB input to output blanking level difference	ЕХТВК	Input SIG5 (VL = 0 mV) to (A) and SIG6 (VL = 1.7 V) to (C) and measure the difference from the T41, T44, and T46 black levels.			0	V
External RGB input to output white level difference	EXTWT	Input SIG5 (VL = 0 mV) to (A) and SIG6 (VL = $2.7$ V) to (C) and measure the difference from the T41, T44, and T46 black levels.	3.5			V
[Digital Block Output Characteris	stics]					
Output transition time	tTLH	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF.			30	ns
(For the pins *3.)	tTHL				30	ns
Cross point time difference	ΔΤ	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF. CKH1/CKH2			10	ns
CKH duty	DTYHC	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF. Measure the CKH1 and CKH2 duty.	47	50	53	%

#### **Block Diagram**



A11372

## **Analog Block Pin Functions**

Units (Capacitors: F, Resistors:  $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
1	TRAP	-		тр	External trap circuit connection. Chrominance components are excluded by a series LC circuit (inductor and capacitor) connected to ground. (This pin is left open in Y/color difference input mode.)	$V_{CC1}$ $1_{KQ}$ $300 \Omega$ $1_{M}$ $130 \mu A$ $411373$
2	GND1	0 V			Analog 4.5V system ground	
3	SYNCIN	1.5 V	I		Sync separator circuit low- pass filter input. The standard input signal level is 0.5 Vp-p (sync tip to 100% white level). The input should be provided with low impedance (under 75 $\Omega$ ).	VDD $1 k\Omega$ $3 \mu A \Theta$ $30 \mu A \Theta$ 411374
4	H.FILOUT	2.3 V	0		Sync separator circuit low- pass filter output	V <sub>DD</sub> 4 4 4 4 4 4 4 4 4 4 4 4 4
5	S.SEPIN	1.0 V	I		Sync separator circuit input. Input the waveform that results from passing the input signal through the sync separator circuit low-pass filter to this pin.	VDD 17 kΩ 5 17 kΩ 1.8 V 2.8 V GND1 0 10 μ A A11376

#### Units (Capacitors: F, Resistors: $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
		tonago				
6	EXTR				These pins are used to input external digital signals. There are two threshold levels: Vth1 (about 1.0 V) and	V <sub>CC1</sub> 30 μ A Θ 6
7	EXTG	_	I		Vth2 (about 2.0 V). If one of the RGB signal exceeds Vth1, then all of the RGB outputs are set to the black level, and	
8	EXTB				the output only goes to he white level when the input exceeds Vth2.	GND1 2.7 V 50 κΩ 411377
37	FBPCD				Feedback circuit smoothing	V <sub>CC1</sub>
42	FBB	2.5 V	o		capacitor connections. These circuits are used to control the DC levels in the RGB and PCD outputs. Since these are high- impedance circuits, capacitors with low leakage must be used.	
45	FBG		-			
47	FBR				useu.	A11378
38	GNDPCD	0 V			Ground for the PCD circuit	
39	PCD	6.0 V	0		PCD output	V <sub>CC</sub> PCD 39 410 Ω GNDPCD A11379
40	V <sub>CC</sub> PCD	12 V			12V system power supply used for the PCD circuit. Use the same potential as used for $V_{CC}2$ .	

Units (Capacitors: F, Resistors:  $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
41	BOUT					VCC2
44	GOUT	6.0 V	Ο		RGB signal outputs	44) 46 ≢20 Ω
46	ROUT					GND2 40 #A A A A A A A A A A A A A A
43	GND2	0 V			Analog 12V system ground	
48	V <sub>CC</sub> 2	12 V			Analog 12V system power supply	
49	V <sub>CC</sub> 1	4.5 V			Analog 4.5V power supply	
50	SIG CENTER	6.0 V	I		RGB output DC level setting	V <sub>CC</sub> 2 50 50 50 50 50 50 50 50 50 50

Units (Capacitors: F, Resistors: Ω)

						Units (Capacitors: F, Resistors: $\Omega$ )
Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
51	BYIN				These pins are used for he color difference signal inputs in Y/color difference input mode. The clamp level in this mpde is 2.8 V. In other modes, the signal	
52	RYIN				from pin 53 is input to these pins. In hose modes the pin voltage will be about 1.6 V. The standard input signal level is 0.3 V p-p for a 75% color bar signal.	$\begin{array}{c} 52 \\ \hline 52 \\ \hline \\ GND1 \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
53	COUT	1.6 V	0		Provides the ACC output. (This pin is left open in Y/color difference input mode.)	V <sub>CC</sub> 1 (53) (53
54	BLKLIM	-	I		Sets the RGB output amplitude (black to black) clipping level	V <sub>CC</sub> 1 50 kΩ ≥ 50 kΩ≥ (54) GND1 A11384
55	APC	2.7 V	0		APC filter connection. (This pin is left open in Y/color difference input mode.)	
56	VXOOUT	2.9 V	0		VXO output (This pin is left open in Y/color difference input mode.)	V <sub>CC</sub> 1 (56) GND1 A11386

#### Units (Capacitors: F, Resistors: $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
57	VXOIN	3 2 V	1		VXO input (This pin is left open in Y/color difference input mode.)	V <sub>CC</sub> 1 57 500 Ω 4 2.4 kΩ GND1 3.2 V A11387
58	VREG	3.6 V	0		Regulator output Connect a 1-µF or larger external capacitor to this pin.	Vcc1 58 60 kΩ 30 kΩ 411388
59	CIN	_	I		Inputs the video signal if a composite input is used. Inputs the chrominance signal if separate Y and C signals are used. (This pin is left open in Y/color difference input mode.)	V <sub>CC</sub> 1 59 500 Ω 15 pF 20 kΩ 30 μA A11389
60	START-UP	_	I		Connection for the capacitor that determines the time that the RGB outputs are held at the black level when power is first applied. Connect this pin to $V_{CC}$ 1 through a resistor of about 22 K $\Omega$ if this function is not used. (Threshold level: 2.3 V)	$V_{DD}$ $V_{CC1}$ $0.5 \mu A$ $60$ $1 k\Omega$ $0.5 \mu A$ $0.5 \mu$
61	Y-IN	3.1 V	1		Luminance (Y) signal input. The standard input signal level is 0.5 Vp-p (from the sync tip to the 100% white level.) The input should be provided with low impedance (under 75 $\Omega$ ).	V <sub>CC</sub> 1 61 1 kΩ 70 μ AΘ GND1 A11391

Units (Capacitors: F, Resistors:  $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
62	PICT	_	I		Used to adjustment the luminance signal frequency characteristics. Outlines are emphasized as the voltage is increased.	V <sub>C</sub> C <sup>1</sup> 62 30 kΩ 10 kΩ BIAS 50 μ A GND1 A11392
63	FOADJ	3.0 V	0		Filter adjustment resistor connection. The reference current is created by a 15-kΩ resistor connected to ground.	V <sub>CC</sub> 1 1 KΩ (3) 15 μ AΘ GND1 A11393
64	PWRST	_	I		Reset pin for the IC internal CMOS circuits. A capacitor should normally be connected between this pin and ground. (Threshold level: 2.2 V)	VDD 64 64 64 64 1 KΩ 64 1 kΩ 64 1 kΩ 64 1 kΩ 64 1 kΩ 64 1 kΩ 64 1 kΩ 64 1 kΩ

## **Digital Block Pin Functions**

Units (Capacitors: F, Resistors:  $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
	1 111	1 III VOILAYE				
9 10 11 33 34 35	VDIN CSH CSV SCLK DATA LOAD	V <sub>DD</sub>	I	н	These input pins include internal pull-up resistors	$ \begin{array}{c} 10 \\ 11 \\ 33 \\ 9 \\ V_{SS^2} \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
24 36	PANEL TEST	V <sub>SS</sub> 2	I	L	These input pins include internal pull-down resistors	V <sub>DD</sub> 36(24) <sup>1 kΩ</sup> × 50 kΩ V <sub>SS</sub> 2
12	RPD	-	ο		Phase comparator output (tristate)	V <sub>DD</sub> (12) V <sub>SS</sub> 2 A11397
13	V <sub>SS</sub> 1	_			VCO circuit digital system ground	
14 15	СКІ СКО	_	I/O		Oscillator cell input and output	VDD (14) VSS1 A11398


(L: Pulled down, H: Pulled up)

#### Units (Capacitors: F, Resistors: $\Omega$ )

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
16	V <sub>DD</sub>	_			Digital system power supply	
17 18 19 20 21 22 23 25 26 27 28 29 30 32	XSTH STH CKH2 CKH1 PCG2 PCG1 HD XSTV STV CKV2 CKV1 XENB ENB VD	_	Ο		Digital block outputs	$ \begin{array}{c} 26 \\ 18 \\ 27 \\ 19 \\ 28 \\ 20 \\ 29 \\ 21 \\ 17 \\ 30 \\ 22 \\ 32 \\ 25 \\ V_{SS^2} \\ A11399 \end{array} $
31	V <sub>SS</sub> 2	0 V			Digital system ground	

#### **Electrical Characteristics Test Circuit**

Units (Capacitors: F, Resistors: Ω)



Notes: 1. The crystal used is the Kinseki, Ltd. CX-5F Frequency deviation: Under ±30 ppm, Frequency temperature characteristics: ±30 ppm

#### NTSC: 3.579545 MHz

PAL: 4.433619 MHz

2. Variable capacitance diode: 1T369 (Sony Corporation)

3. Inductance: 10 µH


4. Trap (TDK) NTSC: NLT4532-S3R6B

PAL: NLT4532-S4R4

5. Resistor tolerance: ±2%, temperature coefficient: Under ±200 ppm.

#### **Measurement Waveforms**

SG No.	Waveform
SIG1	Sine wave video signal; with or without burst. (Variable amplitude, variable frequency) $0.15 V$ $\leftarrow$ The value at the left is 0 dB.
SIG2	A11416 Chrominance signal: burst and chrominance frequency (3.579545 or 4.433619 MHz) Variable chrominance phase, variable burst frequency $0.143 V \downarrow $
SIG3	
SIG4	Five-step staircase wave
SIG5	VL The VL amplitude is variable. Variable VS: 143 mV unless otherwise specified. Variable WS: 4.7 μs unless otherwise specified. Variable H: NTSC: 15.734 kHz or PAL: 15.625 kHz unless otherwise specified. Variable fH: NTSC: 15.734 kHz or PAL: 15.625 kHz unless otherwise specified. Continued on next page



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.