

Power Bank ASSP Flash MCU

# HT45F5N/HT45FH5N

Revision: V1.00 Date: November 18, 2016

www.holtek.com



# **Table of Contents**

	. 7
CPU Features	7
Periprieral Features	/
General Description	. 8
Selection Table	. 9
Block Diagram	. 9
Pin Assignment	10
Pin Description	12
Absolute Maximum Ratings	15
D.C. Characteristics	16
A.C. Characteristics	17
A/D Converter Electrical Characteristics	18
LVD / LVR Electrical Characteristics	19
Reference Voltage Characteristics	19
Slew Rate Control Characteristics	20
Over Current Protection Electrical Characteristics	21
Over / Under Voltage Protection Electrical Characteristics	21
Delay Lock Loop Electrical Characteristics	22
LDO Regulator Electrical Characteristics	22
Level Converter Electrical Characteristics	22
USB Auto Detection Electrical Characteristics	23
	20
LCD SCOM Electrical Characteristics	24
LCD SCOM Electrical Characteristics Power-on Reset Characteristics	24 24 24
LCD SCOM Electrical Characteristics Power-on Reset Characteristics	24 24 24 25
LCD SCOM Electrical Characteristics	24 24 24 25
LCD SCOM Electrical Characteristics       2         Power-on Reset Characteristics       2         System Architecture       2         Clocking and Pipelining       2         Program Counter       2	24 24 25 25 26
LCD SCOM Electrical Characteristics	24 24 25 25 26 27
LCD SCOM Electrical Characteristics       2         Power-on Reset Characteristics       2         System Architecture       2         Clocking and Pipelining       2         Program Counter       3         Stack       4         Arithmetic and Logic Unit – ALU       4	24 24 25 25 26 27 27
LCD SCOM Electrical Characteristics	24 24 25 25 26 27 27 27 28
LCD SCOM Electrical Characteristics	24 24 25 25 26 27 27 27 28 28
LCD SCOM Electrical Characteristics	24 24 25 25 26 27 27 27 28 28 28 28
LCD SCOM Electrical Characteristics       2         Power-on Reset Characteristics       2         System Architecture       2         Clocking and Pipelining       2         Program Counter       3         Stack       3         Arithmetic and Logic Unit – ALU       3         Flash Program Memory       3         Structure       3         Special Vectors       3         Look-up Table       3         Table Program Example       3	24 24 25 25 26 27 27 28 28 28 28 28 28 29
LCD SCOM Electrical Characteristics       2         Power-on Reset Characteristics       2         System Architecture       2         Clocking and Pipelining       2         Program Counter       3         Stack       3         Arithmetic and Logic Unit – ALU       3         Flash Program Memory       3         Structure       3         Special Vectors       3         Look-up Table       3         Table Program Example       3         Table Read Program Example       3	24 24 25 25 26 27 27 27 28 28 28 28 28 28 29 29
LCD SCOM Electrical Characteristics       2         Power-on Reset Characteristics       2         System Architecture       2         Clocking and Pipelining       2         Program Counter       2         Stack       2         Arithmetic and Logic Unit – ALU       2         Flash Program Memory       2         Structure       3         Special Vectors       2         Look-up Table       2         Table Program Example       1         Dicicuit Programming – ICP       2	24 24 25 25 26 27 27 27 28 28 28 28 28 28 29 29 30

RAM Data Memory	. 32
Structure	32
Data Memory Addressing	33
General Purpose Data Memory	33
Special Purpose Data Memory	33
Special Function Register Description	. 35
Indirect Addressing Registers – IAR0, IAR1, IAR2	35
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	35
Accumulator – ACC	37
Program Counter Low Register – PCL	37
Look-up Table Registers – TBLP, TBHP, TBLH	37
Status Register – STATUS	37
EEPROM Data Memory	. 39
EEPROM Data Memory Structure	39
EEPROM Registers	39
Reading Data from the EEPROM	41
Writing Data to the EEPROM	41
Write Protection	41
EEPROM Interrupt	41
Programming Considerations	42
Oscillators	. 43
Oscillator Overview	43
System Clock Configurations	43
Internal RC Oscillator – HIRC	44
Internal 32kHz Oscillator – LIRC	44
Operating Modes and System Clocks	. 44
System Clocks	44
System Operation Modes	45
Control Register	46
Operating Mode Switching	48
Standby Current Considerations	51
Wake-up	52
Watchdog Timer	. 53
Watchdog Timer Clock Source	53
Watchdog Timer Control Register	53
Watchdog Timer Operation	54
Reset and Initialisation	. 55
Reset Functions	55
Reset Initial Conditions	57
Input / Output Ports	62
Pull-high Resistors	
Port A Wake-up	63
I/O Port Control Registers	64
Slew Rate Control	65



Pin-shared Function	
I/O Pin Structures	71
Programming Considerations	
Timer Modules – TM	
Introduction	
TM Operation	
TM Clock Source	
TM Interrupts	
TM External Pins	
TM Input/Output Pin Selection	
Programming Considerations	
Standard Type TM - STM	76
Standard TM Operation	
Standard Two TM Registers	
Standard Type TM Operating Modes	80
Periodic Type TM – PTM	
Periodic TM Operation	
Periodic Type TM Register Description	
Periodic Type TM Operating Modes	
Analog to Digital Converter	103
A/D Converter Overview	103
A/D Converter Register Description	
A/D Converter Operation	108
A/D Converter Reference Voltages	109
A/D Converter Input Signals	109
Conversion Rate and Timing Diagram	109
Summary of A/D Conversion Steps	110
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	112
High Resolution PWM Generator with Auto-adjust Control	114
Functional Description	114
High Resolution PWM Registers	115
PWM Generator	120
Delay Lock Loop	120
Auto-adjust Circuit	
Dead-Time Insert	122
Protection and Inverting Control	124
Programming Considerations	124
Over Current Protection	125
Over Current Protection Operation	125
Over Current Protection Control Registers	126
Input Voltage Range	130
OCPn OPA and Comparator Offset Calibration	



Over/Under Voltage Protection	132
OUVP Circuit Operation	
OUVPn Register Description	
OVPn and UVPn Comparator Offset Calibration	137
USB Auto Detection	139
D0+/D0- for Auto Detection	
D1+/D1- and D2+/D2- for Auto Detection	140
USB Auto Detection Registers	
Serial Interface Module – SIM	
SPI Interface	
I <sup>2</sup> C Interface	
LCD SCOM Function	160
LCD Operation	
LCD Bias Current Control	
Interrunts	161
Interrupt Registers	161
	166
External Interrunts	168
Over Current Protection Interrupts	168
Over Voltage Protection Interrupts	168
Under Voltage Protection Interrupts	169
Multi-function Interrupts	169
Timer Module Interrupts	169
FEPROM Interrupt	170
A/D Converter Interrunt	170
Time Base Interrupts	170
I VD Interrunt	171
Serial Interface Module Interrupt	
Interrupt Wake-up Function	172
Programming Considerations.	
Low Voltage Detector LVD	172
LVD Perister	
Application Circuits	
Instruction Set	
Noving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	177



Instruction Set Summary	
Table Conventions	
Extended Instruction Set	
Instruction Definition	
Extended Instruction Definition	191
Package Information	
28-pin SSOP (150mil) Outline Dimensions	199
SAW Type 32-pin (5mm×5mm) QFN Outline Dimensions	
SAW Type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions	



### **Features**

#### **CPU Features**

- Operating Voltage
  - $f_{SYS}=8MHz: 2.55V \sim 5.5V$
- Up to 0.5  $\mu s$  instruction cycle with 8MHz system clock at V\_{DD}=5V
- Power down and wake-up functions to reduce power consumption
- Oscillators
  - Internal RC HIRC
  - Internal 32kHz LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- · All instructions executed in one to three instruction cycles
- Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 4K×16
- RAM Data Memory: 256×8
- True EEPROM Memory: 64×8
- Watchdog Timer function
- 30 bidirectional I/O lines
- Slew Rate Control for PB0~PB3 Ports output
- Serial Interface Module SPI or I<sup>2</sup>C
- Software controlled 4-SCOM lines LCD driver with 1/2 bias
- · Three pin-shared external interrupts
- Multiple Timer Modules for time measure, input capture, compare match output, PWM output or single pulse output function
- High Resolution PWM complementary output with dead time control
- Auto-adjust PWM Duty function
- Two over current protection (OCP) with interrupts
- Two sets of Over/Under voltage protection (OUVP) with interrupts
- USB auto detection function
- · Dual Time-Base functions for generation of fixed time interrupt signals
- Multi-channel 12-bit resolution A/D converter
- Low voltage reset function
- Low voltage detect function
- Flash program memory can be re-programmed up to 100,000 times
- Flash program memory data retention > 10 years
- True EEPROM data memory can be re-programmed up to 1,000,000 times
- True EEPROM data memory data retention > 10 years
- Package: 28-pin SSOP, 32-pin/46-pin QFN



### **General Description**

The device is a Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, this device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter, two over current protection functions, two sets of over/under voltage protection functions, high resolution PWM output with auto-adjust PWM duty function and an USB devices auto detection function. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes fully integrated low and high speed oscillators which are flexibly used for different applications. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption. Easy communication with the outside world is provided using the internal I<sup>2</sup>C and SPI interface. While the inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the device will find excellent use in different power bank applications.

Circuitry specific to Power Bank applications is also fully integrated within the device. These include functions such as over and under voltage protection, over current protection and auto detect. These features combine to ensure that a minimum of external components is required to implement Power Bank applications, providing the benefits of reduced component count and reduced circuit board areas.



# **Selection Table**

Most features are common to all devices and the main features distinguishing them are the I/O pin count and Level Shift output pins. The following table summarises the main features of each device.

Part No.	VDD	Program Memory	Data Memory	Data EEPROM	I/O	Timer Module	H.R. PWM	A/D	Auto-adjust PWM Duty
HT45F5N	2.55V~	41/2416	05640	64.49	30	10-bit PTM×1	al	10 hity 14	2
HT45FH5N	5.5V	45.410	200×0	04*0	28	16-bit STM×1	N	12-011*14	2

Part No.	Ref. Voltage	ОСР	OUVP	LDO	Level Shift	PE+	Q.C 2.0	Stacks	Package
HT45F5N		0	0	—	—	—	—	0	32QFN 28SSOP
HT45FH5N	v	2	2	5V	2	$\checkmark$	$\checkmark$	o	28SSOP 46QFN

Note: H.R. PWM: High Resolution and Complementary PWM Outputs with dead-time control, the duty cycle resolution is 7.8ns when the HIRC is 8MHz.



# **Block Diagram**



### **Pin Assignment**









- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
  - 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the HT45V5N/HT45VH5N device which is the OCDS EV chip for theHT45F5N/HT45FH5N device.
  - 3. The Exposed Pad, abbreviated as "EP", is connected to ground.



### **Pin Description**

With the exception of the power pins and some relevant transformer control pins, all pins on the device can be referenced by their Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. Note that the pin description refers to the largest package size, as a result some pins may not exist on smaller package types.

Pin Name	Function	OPT	I/T	O/T	Descriptions	
PA0/OUVP1/AN11	PA0	PAWU PAPU PAPS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
	OUVP1	PAPS0	AN	—	OVP/UVP 1 input	
	AN11	PAPS0	AN	—	A/D converter external signal input channel	
PA1/OUVP0/AN10	PA1	PAWU PAPU PAPS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
	OUVP0	PAPS0	AN	—	OVP/UVP 0 input	
	AN10	PAPS0	AN	—	A/D converter external signal input channel	
	PA2	PAWU PAPU PAPS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
PA2/AN9/VREF	AN9	PAPS0	AN	_	A/D converter external signal input channel	
	VREF	PAPS0	AN	_	ADC and OVPn/OUVPn DAC external reference input	
	PA3	PAWU PAPU PAPS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
PA3/INT0/AN8/	AN8	PAPS0	AN	_	A/D converter external signal input channel	
BATV	BATV	PAPS0	AN	_	BATV input	
	ΙΝΤΟ	PAPS0 INTEG INTC0	ST	_	External interrupt 0 input	
	PA4	PAWU PAPU PAPS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
PA4/SDI/STP	SDI	PAPS1 PRM	ST	_	SPI serial data input	
	STP	PAPS1	ST	CMOS	STM output	
	PA5	PAWU PAPU PAPS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
PA5/SDU/STP	SDO	PAPS1 PRM	_	CMOS	SPI serial data output	
	STP	PAPS1	ST	CMOS	STM output	



Pin Name	Function	OPT	I/T	O/T	Descriptions	
	PA6	PAWU PAPU PAPS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
	AN7	PAPS1	AN	_	A/D converter external signal input channel	
PA6/INT1/AN7/ ICPDA/OCDSDA	INT1	PAPS1 INTEG INTC0	ST	_	External interrupt 1 input	
	ICPDA	—	ST	CMOS	In-circuit programming data/address pin	
	OCDSDA	—	ST	CMOS	On-chip debug support data/address pin- for EV chip only.	
	PA7	PAWU PAPU PAPS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.	
PA7/INT2/AN6/ ICPCK/OCDSCK	INT2	PAPS1 INTEG INTC0	ST	—	External interrupt 2 input	
	AN6	PAPS1	AN	_	A/D converter external signal input channel	
	ICPCK	—	ST		ICP clock input	
	OCDSCK	—	ST	_	OCDS clock input- for EV chip only.	
PB0/OUT0H	PB0	PBPS PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	OUT0H	PBPS	_	CMOS	PWM output	
PB1/OUT0L	PB1	PBPS PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.	
-	OUT0L	PBPS	—	CMOS	PWM output	
PB2/OUT1H PB2		PBPS PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	OUT1H	PBPS	_	CMOS	PWM output	
PB3/OUT1L	PB3	PBPS PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	OUT1L	PBPS	_	CMOS	PWM output	
PB4/SCOM0	PB4	PBPU PBPS	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	SCOM0	PBPS	_	SCOM	SCOM function pin	
PB5/SCOM1	PB5	PBPU PBPS	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	SCOM1	PBPS	_	SCOM	SCOM function pin	
PB6/SCOM2	PB6	PBPU PBPS	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	SCOM2	PBPS	_	SCOM	SCOM function pin	
PB7/SCOM3	PB7	PBPU PBPS	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	SCOM3	PBPS	_	SCOM	SCOM function pin	
	PC0	PCPU PCPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PC0/0CP0/PTCK	PTCK	PCPS0	ST	—	PTM input	
	OCP0	PCPS0	AN		OCP0 input	
	PC1	PCPU PCPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PC1/OCP0/PTP	PTP	PCPS0	ST	CMOS	PTM output or PTM capture input	
	OCP0	PCPS0	AN		OCP0 input	



Pin Name	Function	OPT	I/T	O/T	Descriptions	
	PC2	PCPU PCPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PC2/OCP1/PTP	PTP	PCPS0	ST	CMOS	PTM output or PTM capture input	
	OCP1	PCPS0	AN	—	OCP1 input	
PC3/OCP1	PC3	PCPU PCPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	OCP1	PCPS0	AN	—	OCP1 input	
	PC4	PCPU PCPS1	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PC4/SCL/SCK	SCL	PCPS1 PRM	ST	CMOS	I <sup>2</sup> C clock line	
	SCK	PCPS1 PRM	ST	CMOS	SPI serial clock	
	PC5	PCPU PCPS1	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PC5/SDA/SCS/	SDA	PCPS1	ST	NMOS	I <sup>2</sup> C data line	
STCK	SCS	PCPS1 PRM	ST	CMOS	SPI slave select pin	
	STCK	PCPS1	ST	—	STM input	
	PD0	PDPU PDPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	AN0	PDPS0	AN		A/D converter external signal input channel	
PD0/ <u>AN0</u> /D0+/	D0+	PDPS0	_	AN	USB D0+ 0.6V output pin	
SDA/SCS	SDA	PDPS0 PRM	ST	NMOS	I <sup>2</sup> C data line	
	SCS	PDPS0 PRM	ST	CMOS	SPI slave select pin	
	PD1	PDPU PDPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
	AN1	PDPS0	AN	—	A/D converter external signal input channel	
PD1/AN1/D0-/	D0-	PDPS0	AN		USB power mode detection input	
SCL/SCK	SCL	PDPS0 PRM	ST	NMOS	I <sup>2</sup> C clock line	
	SCK	PDPS0 PRM	ST	CMOS	SPI serial clock	
DDO/ANIO/D4	PD2	PDPU PDPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PD2/AN2/D1+	AN2	PDPS0	AN	—	A/D converter external signal input channel	
	D1+	PDPS0	_	AN	USB DAC0 output pin	
	PD3	PDPU PDPS0	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PD3/AN3/D1-	AN3	PDPS0	AN	—	A/D converter external signal input channel	
	D1-	PDPS0	_	AN	USB DAC1 output pin	
	PD4	PDPU PDPS1	ST	CMOS	General purpose I/O. Register enabled pull-up.	
FD4/AN4/D2+	AN4	PDPS1	AN		A/D converter external signal input channel	
	D2+	PDPS1	—	AN	USB DAC2 output pin	
	PD5	PDPU PDPS1	ST	CMOS	General purpose I/O. Register enabled pull-up.	
PD5/AN5/D2-	AN5	PDPS1	AN	_	A/D converter external signal input channel	
	D2-	PDPS1	_	AN	USB DAC3 output pin	



Pin Name	Function	OPT	I/T	O/T	Descriptions	
	PD6	PDPU PDPS1	ST	CMOS	General purpose I/O. Register enabled pull-up.	
1900/300	SDO	PDPS1 PRM	_	CMOS	SPI serial data output	
	PD7	PDPU PDPS1	ST	CMOS	CMOS General purpose I/O. Register enabled pull-up.	
	SDI	PDPS1 PRM	ST	_	— SPI serial data input	
VDD	VDD	_	PWR	—	Digital positive power supply.	
VSS	VSS	_	PWR	_	Digital negative power supply, ground	
HT45FH5N only					·	
V5	V5		—	PWR	5V LDO output	
V12/VCC	VCC	_	PWR	LDO power supply and Level shifter output de supply		
AX, BX	AX, BX	_	_	Level shift output. Internally connected to PB3/OUT1L respective		
CX, DX	CX, DX	_	_		Level shift output. Internally connected to PB2/OUT1H respectively	
Legend: I/T: Input t	vne:			0	/T· Output type:	

egena.

OPT: Optional by register option; ST: Schmitt Trigger input; NMOS: NMOS output; OCDS: On Chip Debug Support;

/ I. Output type, PWR: Power; CMOS: CMOS output; AN: Analog signal; ICP: In Circuit Programming

#### Level Shift Input/Output Relationship and Reset Condition

Loval Shift Output	Level SI	Posot State		
Level Shint Output	A Input = Low	A Input = High	Reset State	
AX, BX	Low	High	High	

Loval Shift Output	Level Sł	Papat Stata	
Level Shint Output	C Input = Low	C Input = High	Reset State
CX, DX	High	Low	Low

### **Absolute Maximum Ratings**

Supply Voltage	$V_{ss}$ -0.3V to $V_{ss}$ +6.0V
Input Voltage	$V_{SS}$ -0.3V to $V_{DD}$ +0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	40°C to 85°C
I <sub>OL</sub> Total	
I <sub>OH</sub> Total	-120mA
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



# **D.C. Characteristics**

						-	Гa=25°C
Oumhal	Devenueten		Test Conditions	Min	True	Mary	11
Symbol	Parameter	VDD	Conditions	- wiin.	тур.	wax.	Unit
			f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	VLVR	_	5.5	V
			f <sub>SYS</sub> =f <sub>HIRC</sub> /2=4MHz	VLVR		5.5	V
V <sub>DD</sub>	Operating voltage (HIRC)		f <sub>SYS</sub> =f <sub>HIRC</sub> /4=2MHz	VLVR	_	5.5	V
			f <sub>SYS</sub> =f <sub>HIRC</sub> /8=1MHz	V <sub>LVR</sub>	—	5.5	V
	Operating Voltage (LIRC)	_	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	VLVR	—	5.5	V
		3V	No load, all peripherals off,	_	0.4	0.6	mA
	Operating Current (HIRC)	5V	f <sub>SYS</sub> =f <sub>HIRC</sub> /2=4MHz	_	0.8	1.5	mA
	operating ourrent (rinto)	3V	No load, all peripherals off,		0.8	1.2	mA
סטי		5V	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz		1.6	2.4	mA
	Operating Current (LIRC)	3V	No load, all peripherals off,		10	20	μA
	Operating Current (EIICO)	5V	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz		30	50	μA
	Standby Current	3V	No load, all peripherals off,		1.5	3	μA
(;	(SLEEP Mode)	5V	WDT on		3	5	μA
	Standby Current (IDLE0 Mode)	3V	No load, all peripherals off,		3	5	μA
Істр		5V	f <sub>SUB</sub> on		5	10	μA
1518		3V	No load, all peripherals off,		360	500	μA
	Standby Current	5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =f <sub>HIRC</sub> /2=4MHz		700	900	μA
	(IDLE1 Mode, HIRC)	3V	No load, all peripherals off,		360	500	μA
		5V	f <sub>SUB</sub> on, f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz		700	1000	μA
V.	Input Low Voltage for I/O	5V	_	0	_	1.5	V
	Ports or Input Pins		_	0	_	$0.2V_{\text{DD}}$	V
Vili	Input High Voltage for I/O	5V	—	3.5		5	V
VIH	Ports or Input Pins		_	0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V
	I/O Ports Sink Current	3V		22.6	45.2	—	mA
	(Except PB0 ~PB3)	5V		37.5	75	—	mA
lou	I/O Ports Source Current	3V		-5.12	-10.24	—	mA
	(Except PB0~PB3)	5V		-12.8	-25.6	—	mA
Rou	Pull-high Resistance for I/O	3V	_	20	60	100	kΩ
• •PH	Ports	5V	_	10	30	50	kΩ



# A.C. Characteristics

		•	Test Conditions		Тур. Мах.		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
	System Clock (HIRC)	V <sub>LVR</sub> ~ 5.5V	f <sub>sys</sub> =f <sub>HIRC</sub> =8MHz		8		MHz
fsys	System Clock (LIRC)	V <sub>LVR</sub> ~ 5.5V	f <sub>sys</sub> =f <sub>LIRC</sub> =32kHz	_	32	_	kHz
		5V	Ta=25°C	-2%	8	+2%	MHz
		5V ± 0.5V	Ta=0°C ~ 70°C	-5%	8	+5%	MHz
f <sub>HIRC</sub>	High Speed Internal RC	5V ± 0.5V	Ta= -40°C ~ 85°C	-7%	8	+7%	MHz
	Oscillator (HIRC)	V <sub>LVR</sub> ~ 5.5V	Ta=0°C ~ 70°C	-7%	8	+7%	MHz
		V <sub>LVR</sub> ~ 5.5V	Ta= -40°C ~ 85°C	-10%	8	+10%	MHz
		5V	Ta=25°C	-10%	32	max.         p.       Max. $$ $$ $2$ $$ $+2\%$ $+5\%$ $+7\%$ $+7\%$ $+7\%$ $+7\%$ $+7\%$ $+7\%$ $2$ $+10\%$ $2$ $+40\%$ $2$ $+60\%$ $	kHz
f <sub>LIRC</sub>	Low Speed Internal RC	5V ± 0.5V	Ta= -40°C ~ 85°C	-40%	32	+40%	kHz
Symbol       fsys       fsys       fhire       fLire       trok       trok		V <sub>LVR</sub> ~ 5.5V	Ta= -40°C ~ 85°C	-50%	32	+60%	kHz
t <sub>тск</sub>	xTCK Input Pin Minimum Pulse Width		_	0.3	_	_	μs
tint	External Interrupt Minimum Pulse Width	_		10		_	μs
tRSTD System Reset Delay (Power-on Reset, LVR Hardware Reset, LVR Software Reset, WDT Software Reset System Reset Delay (WDT Time-Out Hard Cold Reset) System Start-up Time (Wake-up from Powe Mode and free off)	System Reset Delay Time (Power-on Reset, LVR Hardware Reset, LVR Software Reset, WDT Software Reset)	_	_	8.3	16.7	33.3	ms
	System Reset Delay Time (WDT Time-Out Hardware Cold Reset)	_	_	8.3	16.7	33.3	ms
	System Start-up Timer Period	_	f <sub>SYS</sub> =f <sub>HIRC</sub> ~ f <sub>HIRC</sub> /64	16	_	_	t <sub>HIRC</sub>
	(Wake-up from Power Down Mode and f <sub>SYS</sub> off)	_	f <sub>SYS</sub> =f <sub>LIRC</sub>	2		_	t <sub>LIRC</sub>
	System Start-Up Timer Period (Slow Mode ↔ Normal Mode)	_	$f_{HIRC} \text{ off } \rightarrow \text{ on}$ (HTO=1)	16	_	-	t <sub>HIRC</sub>
tsst	System Start-Up Timer Period	_	f <sub>sys</sub> =f <sub>HIRC</sub> ~ f <sub>HIRC</sub> /64	2	_	_	tн
	(Wake-up from Power Down Mode and f <sub>SYS</sub> on)	_	f <sub>SYS</sub> =f <sub>LIRC</sub>	2	_	_	t <sub>LIRC</sub>
	System Start-Up Timer Period (WDT Time-out Hardware Cold Reset)	_	_	0		_	tн
		_	No clock debounce	2	_	_	MHz
	System Frequency for I <sup>2</sup> C Standard Mode (100kHz)	_	2 system clocks debounce	4	_	_	MHz
£		_	4 system clocks debounce	8	—	_	MHz
112C		_	No clock debounce	5	_	_	MHz
	System Frequency for I <sup>2</sup> C	_	2 system clocks debounce	10	_		MHz
ISYS	Fast Mode (400kHz)	_	4 system clocks debounce	20	_	_	MHz
tSRESET	Minimum Software Reset Width to Reset	_	_	45	90	120	μs



# A/D Converter Electrical Characteristics

Operating Temperature: -40°C~85°C, unless other specify

	Paramotor		Test Conditions		-		Ilmit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vdd	Operating Voltage	_	_	2.55	_	5.5	V
VADI	Input Voltage	_	_	0	_	VREF	V
VREF	Reference Voltage	_	_	2	_	V <sub>DD</sub>	V
		3V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs				
	Differential Meriline evity	5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	1			
	Differential Nonlinearity	3V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs	] —	_	±3	LSB
		5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs	1			
		3V	VREF=VDD, TADCK=0.5µs				
	Integral Nanlinearity	5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	7			
		3V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs	] —	_	±4	LOD
		5V	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =10µs				
	Additional Current for A/D	3V		_	1	2	mA
IADC	Converter Enable	5V	INO IOAU, LADCK=0.5µS	—	1.5	3	mA
t <sub>adck</sub>	A/D Conversion Clock Period	_	—	0.5	—	10	μs
ton2st	A/D Converter On-to-Start Time	_	_	4	—	_	μs
t <sub>ads</sub>	Sampling Time	_	—	_	4	_	<b>t</b> ADCK
t <sub>ADC</sub>	Conversion Time (Include A/D Sample and Hold Time)	_	_	_	16	_	<b>t</b> adck
		3V	V <sub>REF</sub> =V <sub>DD</sub>	-4	_	+4	LSB
GERR	Gain Error	5V	V <sub>REF</sub> =V <sub>DD</sub>	-4	_	+4	LSB
	Offeet Error	3V	V <sub>REF</sub> =V <sub>DD</sub>	-4	—	+4	LSB
USRR	Onset Error	5V	V <sub>REF</sub> =V <sub>DD</sub>	-4	—	+4	LSB
V <sub>R</sub>	OPA Output Voltage	5V	Ta= 25°C	-1%	2.4	+1%	V
D	Dull bigh Desistance for VDEE	3V	—	0.7	1	1.5	kΩ
КРН	Puil-high Resistance for VREF	5V	_	0.7	1	1.3	kΩ
<b>D</b>	The Sum of BATV_R1 and	3V	_	2	4	6	kΩ
RBATV	BATV_R2	5V	_	2	4	6	kΩ
		3V	_	-1%	1:1	+1%	_
RKBATV	The Ratio of BATV_R1/BATV_R2	5V	_	-1%	1:1	+1%	_
D	The Sum of OUVPn_R1 and	3V	_	1.5	3	4.5	kΩ
KOUVPn	OUVPn_R0	5V	_	1.5	3	4.5	kΩ
	The Ratio of	3V	_	-2%	1:2	+2%	_
KKOUVPn	OUVPn_R1/OUVPn_R0	5V	_	-2%	1:2	+2%	_



# LVD / LVR Electrical Characteristics

						٦	Гa=25°C
O	Demonster		Test Conditions		Turn		11
Symbol	Parameter	VDD	Conditions	win.	тур.	max.	Unit
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable	-5%	2.55	+5%	V
			LVD enable, voltage select 2.7V	-5%	2.7	+5%	
		_	LVD enable, voltage select 3.0V	-5%	3.0	+5%	
V <sub>LVD</sub>	Low Voltage Detection	_	LVD enable, voltage select 3.3V	-5%	3.3	+5%	V
	Voltage	_	LVD enable, voltage select 3.6V	-5%	3.6	+5%	
		_	LVD enable, voltage select 4.0V	-5%	4.0	+5%	
		3V	LVD enable, LVR enable, VDPON=0	_	45	60	μA
		5V	LVD enable, LVR enable, VDPON=0	_	60	90	μA
ILVRLVDBG	Operating Current	3V	LVD enable, LVR enable, VDPON=1	_	200	350	μA
		5V	LVD enable, LVR enable, VDPON=1	_	300	450	μA
tLVDS	LVDO Stable Time	_	For LVR enable, LVD off $\rightarrow$ on	_	_	15	μs
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs
t <sub>LVD</sub>	Minimum Low Voltage Width to Interrupt	_	_	60	120	240	μs
I <sub>LVR</sub>	Additional Current for LVR Enable	_	LVD disable	_	_	10	μA
ILVD	Additional Current for LVD Enable	_	LVD enable	_	60	90	μA

# **Reference Voltage Characteristics**

Ta=25°C

Symbol	Doromotor	Test Conditions			Tun	Max	Unit
	Fardilleter	VDD	Conditions	IVIIII.	Typ.		Unit
V <sub>BG</sub>	Bandgap Reference Voltage	_	Trim @V <sub>DD</sub> =3.15V	-5%	1.25	+5%	V
t <sub>BGS</sub>	V <sub>BG</sub> Turn On Stable Time		No load	_	—	150	μs

Note: The  $V_{BG}$  voltage is used in the USB Auto Detection circuit.



# **Slew Rate Control Characteristics**

Symbol	Parameter		Test Conditions	Min	Tun	Mox	Unit
Symbol	Farallieter	$V_{\text{DD}}$	Conditions	IVIIII.	тур.	Wax.	Unit
	PB0~PB3 Ports Sink Current	3V	$V_{01} = 0.2V_{00}$	24	60		mA
TOL		5V	VOL - 0.2 VDD	60	150		mA
1	DB0-DB2 Source Current	3V	$\lambda = 0.8 \lambda$	-24	-60		mA
IOH	PB0~PB5 Source Current	5V	VOH - 0.8VDD	-60	-150		mA
SR <sub>RISE</sub> Output Rising edge Slew Rate for PB0~PB3 Ports	5V	SLEWCn[m+1, m] = 00B (n = 0,1; m = 0 or 2) 0.5V to 4.5V, C <sub>LOAD</sub> = 1000pF	200	_	_	V/µs	
	5V	SLEWCn[m+1, m] = 01B (n = 0,1; m = 0 or 2) 0.5V to 4.5V, C <sub>LOAD</sub> = 1000pF	50	60	90	V/µs	
	PB0~PB3 Ports	5V	SLEWCn[m+1, m] = 10B (n = 0,1; m = 0 or 2) 0.5V to 4.5V, C <sub>LOAD</sub> = 1000pF	25	30	55	V/µs
		5V	SLEWCn[m+1, m] = 11B (n = 0,1; m = 0 or 2) 0.5V to 4.5V, C <sub>LOAD</sub> = 1000pF	10	15	32	V/µs
		5V	SLEWCn[m+1, m] = 00B (n = 0,1; m = 0 or 2) 4.5V to 0.5V, C <sub>LOAD</sub> = 1000pF	200	_	_	V/µs
CD	Output Falling edge Slew Rate for	5V	SLEWCn[m+1, m] = 01B (n = 0,1; m = 0 or 2) 4.5V to 0.5V, C <sub>LOAD</sub> = 1000pF	50	60	90	V/µs
PB0~PB3 Ports	PB0~PB3 Ports	5V	SLEWCn[m+1, m] = 10B (n = 0,1; m = 0 or 2) 4.5V to 0.5V, C <sub>LOAD</sub> = 1000pF	25	30	55	V/µs
		5V	SLEWCn[m+1, m] = 11B (n = 0,1; m = 0 or 2) 4.5V to 0.5V, C <sub>LOAD</sub> = 1000pF	10	15	32	V/µs

Operating Temperature: -40°C ~ 85°C, unless otherwise specify



						٦	a=25°C
Symphol	Deremeter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	IVIII.	тур.	wax.	Unit
IOCP	Operating Current	5V	OCPnEN[1:0]=01B, DAC V <sub>REF</sub> =2.5V	_	730	1250	μA
Vos_cmp	Comparator Input Offset	5V	Without calibration (OCPnCOF[4:0]=10000B)	-15	_	15	mV
	vollage	5V	With calibration	-4	_	4	mV
V <sub>HYS</sub>	Hysteresis	5V	_	20	40	60	mV
Vсм_смр	Comparator Common Mode Voltage Range	5V	_	Vss	_	V <sub>DD</sub> -1.4	V
Vos opa	OPA Input Offset Voltage	5V	Without calibration (OCPnOOF[5:0]=100000B)	-15	_	15	mV
_		5V	With calibration	-4		4	mV
	OPA Common Mode	3V	_	Vss	_	V <sub>DD</sub> -1.4	V
VCM_OPA	Voltage Range	5V	_	Vss	—	V <sub>DD</sub> -1.4	V
	OPA Maximum Output	3V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	V
VOR	Voltage Range	5V	_	V <sub>SS</sub> +0.1	—	V <sub>DD</sub> -0.1	V
Ga	PGA Gain Accuracy	5V	All gain	-5	—	5	%
DNL	Differential Nonlinearity	5V	DAC VREF=VDD	_	_	±1	LSB
INL	Integral Nonlinearity	5V	DAC VREF=VDD	_	_	±1.5	LSB

# **Over Current Protection Electrical Characteristics**

# **Over / Under Voltage Protection Electrical Characteristics**

Ta=25°C

Symbol	Paramotor		Test Conditions	Min	Tun	Max	Unit
Symbol	Farameter	VDD	Conditions	IVIIII.	Typ.	Wax.	
I <sub>OUVP</sub>	Operating Current	5V	UVPnEN=1, OVPnEN=1, DAC $V_{REF}$ =2.5V	_	300	500	μA
Vos	Input Offset Voltage	5V	With calibration	-4	_	4	mV
V <sub>HYS</sub>	Hysteresis	5V	—	20	40	60	mV
V <sub>CM</sub>	Common Mode Voltage Range	5V	_	V <sub>ss</sub>	_	V <sub>DD</sub> - 1.4	V
DNL	Differential Nonlinearity	5V	DAC VREF=VDD	_	_	±1	LSB
INL	Integral Nonlinearity	5V	DAC V <sub>REF</sub> =V <sub>DD</sub>	_		±1.5	LSB



# **Delay Lock Loop Electrical Characteristics**

						Т	a=25°C
Symbol	Parameter		Min	Tun	Mox	Unit	
		V <sub>DD</sub>	Conditions	IVIIII.	Typ.	iviax.	Unit
1		3V	DLLEN=1	—	0.9	1.2	mA
IDLL		5V	DLLEN=1	—	1.5	2	mA
foll	Operating Frequency	2.2V~5.5V	f <sub>HIRC</sub> = 8MHz	-10%	8	+10%	MHz
t <sub>DLLS</sub>	DLL Stable Time	2.2V~5.5V	DLLEN from 0 to 1	_	20	30	μs

# LDO Regulator Electrical Characteristics

		C <sub>LOAD</sub> =1µF, Ta					
Symphol	Deremeter		Test Conditions	Min	Turn	Max	Imit
Symbol	Parameter	VDD	Condition		тур.	wax.	Unit
Vin	Input Voltage	_	_	6	—	28	V
Vout Output Voltage	_	$\label{eq:loss} \begin{array}{l} \mbox{Ta}=25^{\circ}\mbox{C},\\ \mbox{I}_{\mbox{LOAD}}=1\mbox{mA},\mbox{V}_{\mbox{IN}}=\mbox{V}_{\mbox{OUT}}+1\mbox{V} \end{array}$	Тур 2%	5	Typ.+ 2%	V	
	Output voitage	_	$\label{eq:loss} \begin{array}{l} -40^{\circ}\text{C} \leq \text{Ta} < 85^{\circ}\text{C}, \\ I_{\text{LOAD}} = 1\text{mA},  V_{\text{IN}} = V_{\text{OUT}} + 1\text{V} \end{array}$	Тур 5%	5	Typ.+ 5%	V
$\Delta V_{LOAD}$	Load Regulation (Note 1)	_	$1mA \le I_{LOAD} \le 30mA$ $V_{IN} = V_{OUT} + 1V$	_	0.09	0.18	%/mA
Vdrop	Dropout Voltage (Note 2)	_		_	_	100	mV
la	Quiescent Current	_	No load, V <sub>IN</sub> = 12V	_	2	4	μA
$\Delta V_{\text{LINE}}$	Line Regulation	_	$6V \le V_{IN} \le 28V$ , $I_{LOAD} = 1mA$	_	—	0.2	%/V
тс	Temperature Coefficient	_	-40°C ≤ Ta < 85°C, V <sub>IN</sub> = V <sub>OUT</sub> + 1V, I <sub>LOAD</sub> = 10mA	_	±0.9	±2	mV/°C

Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/ output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is  $P_D=(T_{J(MAX)}-Ta)/\theta_{JA}$ .

# Level Converter Electrical Characteristics

Ta = 25°C

Symbol	Parameter		Test Conditions	Min	Тур.	Max.	Unit
Symbol		V <sub>DD</sub>	Condition	wiin.			
ISOURCE	Output Source Current of AX, BX, CX, DX	_	V <sub>CC</sub> =12V, V <sub>OH</sub> =10.4V	-60	-90		mA
Isink	Output Sink Current of AX, BX, CX, DX	_	V <sub>CC</sub> =12V, V <sub>OL</sub> =1.6V	60	90	_	mA

<sup>2.</sup> Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at  $V_{IN}=V_{OUT}+2V$ .



# **USB Auto Detection Electrical Characteristics**

		Test Conditions					
Symbol	Parameter	Voo	Conditions	Min.	Тур.	Max.	Unit
VDAC	DAC Operating Voltage	•00		22		55	V
VDAC VDD ODO	D0+ Output Voltage		D0+ output source current at 250uA	0.5	0.6	0.7	V
V DP_SRC		3\/	No Load	0.5	0.0	0.7	mΔ
DAC	DAC Operating Current	51/	No Load		1.0	1.5	mA
	DAC Shutdown Current	50	No Load		1.0	0.1	
NL_	DAC Shutdown Current				8	0.1	hite
DNL	DAC Differential Non Linearity		No Load,	_	_	±1	LSB
INL	DAC Integral Non Linearity	_	No Load, DAC reference=V <sub>DD</sub>			±2	LSB
			Code=00H	Vss		V <sub>SS</sub> +0.2	V
Vdaco	Output Voltage Range	_	Code=FFH	V <sub>REF</sub> -0.2	_	V <sub>REF</sub>	V
VREF	Reference Voltage	_	_	2	_	V <sub>DD</sub>	V
		3V	C <sub>LOAD</sub> =50pF	_	_	5	μs
ts⊤	Settling Time	5V	CLOAD=50pF	_	_	5	μs
	R2R Output Resistance	3V			3	_	kΩ
Ro		5V	_	_	5	_	kΩ
OSRR C	Offset Error	3V	V <sub>REF</sub> =V <sub>DD</sub> =3V, Data word=128	_	_	50	mV
		5V	V <sub>REF</sub> =V <sub>DD</sub> =5V, Data word=128			80	mV
GERR Gai	Gain Error	3V	V <sub>REF</sub> =V <sub>DD</sub> =3V, Data word=128	_	_	50	mV
		5V	V <sub>REF</sub> =V <sub>DD</sub> =5V, Data word=128		_	80	mV
I <sub>DACOL</sub>	Output Sink Current	3V	Data word=00H, V <sub>DACO</sub> =0.1V <sub>REF</sub>	20	_	_	mA
		5V	Data word=00H, V <sub>DACO</sub> =0.1V <sub>REF</sub>	40	_	_	mA
		3V	Data word=FFH, VDACO=0.9VREF	20	_	_	mA
DACOH	Output Source Current	5V	Data word=FFH, VDACO=0.9VREF	40	_	_	mA
		3V	Data word=FFH	0.25	_	_	mA
lsc	Output Short-circuit Current	5V	Data word=FFH	0.40	_	_	mA
Ron	Analog switch on resistance between D1+/D2+ and D1-/D2-	5V	_	_	20	35	Ω
D	Pull-low Resistance for D0+, D0-	5V	_	400	700	1400	kΩ
Pull-low Resistance for I D2+, D1-, D2-	Pull-low Resistance for D1+, D2+, D1-, D2-	5V	—	15	20	30	kΩ
ERR The Error for D1+, I D2- Output Voltage	The Error for D1+. D1 D2+.	5V	DAC reference=V <sub>DD</sub> , DAC digital value=148, D1+, D1-, D2+ or D2- connect 150kΩ to ground	2.57	2.7	2.84	V
	D2- Output Voltage	5V	DAC reference= $V_{DD}$ , DAC digital value=110, D1+, D1-, D2+, D2- connect 150k $\Omega$ to ground	1.9	2.0	2.1	V
1		—	V <sub>BG</sub> Off	—	—	200	μs
LVDP_SRCS	V <sub>DP_SRC</sub> Ium On Stable Time	_	V <sub>BG</sub> On	_	5	10	us



# **LCD SCOM Electrical Characteristics**

						Та	ı=25°C
Symbol	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>BIAS</sub>	$V_{DD}$ /2 Bias Current for LCD	5V	ISEL[1:0]=00B	17.5	25	32.5	μA
		5V	ISEL[1:0]=01B	35	50	65	μA
		5V	ISEL[1:0]=10B	70	100	130	μA
		5V	ISEL[1:0]=11B	140	200	260	μA
V <sub>SCOM</sub>	V <sub>DD</sub> /2 Voltage for LCD COM Port	2.2V ~ 5.5V	No load	0.475V <sub>DD</sub>	0.5V <sub>DD</sub>	$0.525V_{\text{DD}}$	V

# **Power-on Reset Characteristics**

Ta=25°C **Test Conditions** Symbol Parameter Min. Тур. Max. Unit VDD Conditions VPOR V<sub>DD</sub> Start Voltage to Ensure Power-on Reset 100 mV \_ — \_\_\_\_ \_ RRPOR V<sub>DD</sub> Rising Rate to Ensure Power-on Reset 0.035 V/ms \_ \_ \_\_\_\_ \_\_\_\_ Minimum Time for VDD Stays at VPOR to \_\_\_\_ 1 \_\_\_\_ ms t<sub>POR</sub> \_ \_\_\_\_ Ensure Power-on Reset





### **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either the HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.



System Clocking and Pipelining



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter				
Program Counter High Byte	PCL Register			
PC11~PC8	PCL7~PCL0			

#### Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- · Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSNZ, LSZ, LSZA, LSIZ, LSDZ, LSDZA



### Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, this Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of  $4K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

#### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.





#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K Program Memory of the microcontroller. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "F06H" or 6 locations after the start of the specified page. Note that the value for the table pointer is referenced to the first address specified by TBLP and TBHP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

#### **Table Read Program Example**

```
tempreq1 db ?
                   ; temporary register #1
tempreg2 db ?
                   ; temporary register #2
:
•
mov a,06h
                  ; initialise low table pointer - note that this address is referenced
mov tblp,a
                   ; to the last page or the page that thhp pointed
                   ; initialise high table pointer
mov a,OFh
mov tbhp,a
•
:
tabrd tempreq1
                   ; transfers value in table referenced by table pointer data at program
                   ; memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
                   ; reduce value of table pointer by one
tabrd tempreg2
                   ; transfers value in table referenced by table pointer
                   ; data at program memory address "OF05H" transferred to
                   ; tempreg2 and TBLH in this example the data "1AH" is
                   ; transferred to tempreg1 and data "OFH" to register tempreg2
:
:
org OF00h
                   ; sets initial address of program memory
```



dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:

#### In Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer PinsMCU Programming PinsPin DescriptionICPDAPA6Programming Serial Data/AddressICPCKPA7Programming ClockVDDVDDPower SupplyVSSVSSGround

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory and EEPROM Data Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.



#### On Chip Debug Support – OCDS

There is an EV chip named HT45V5N which is used to emulate the HT45F5N device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground



### **RAM Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

#### Structure

The overall Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The Special Purpose Data Memory registers are accessible in all sectors, with the exception of the EEC register at address 40H, which is only accessible in sector 1. Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value. The start address of the Data Memory is the address 00H.

General Purpose Data Memory				
Capacity	Address			
256×8	Sector 0: 80H~FFH Sector 1: 80H~FFH			
	40H in Sector 1			
Sector 0 Sector 1				
	General Purpos Capacity 256×8			

Data Memory Structure



#### Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions can be composed of 9 bits, the high byte indicates a sector and the low byte indicates a specific address.

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Bank 0	Bank 1			
00H	IA	R0			
01H	MP0				
02H	IAR1				
03H	MP1L				
04H	MF	21H			
05H	AC	00			
06H	P	CL			
07H	ТВ	LP			
08H	TB	LH			
09H	TB	HP			
0AH	STA	TUS			
0BH	Unı	ised			
0CH	IA	R2			
ODH	MF	<sup>2</sup> 2L			
0EH	MF	'2H			
0FH	LV	DC			
10H	SM	OD			
11H	CI	RL			
12H	Uni	Ised			
13H		KU A			
14H	P	A			
15H	P/				
10H	PA	PU			
1/H	PA	100			
10H	SIN	100			
190	511				
	SIMA				
	SIMA/SIMC2				
	000				
201	EED SADOL				
2011	SAL				
2211	SAL SAL				
2211					
24H		STMC0			
25H		STMC1			
26H	AD.10C	STMDI			
27H	AD.IOMAXH	STMDH			
28H	AD.IOMAXI	STMAL			
29H	ADJOMINH	STMAH			
2AH	ADJOMINI	STMRP			
2BH	ADJOBH	PTMC0			
2CH	ADJOBL	PTMC1			
2DH	ADJ1DT	PTMDL			
2EH	ADJ1S	PTMDH			
2FH	ADJ1C	PTMAL			
30H	ADJ1MAXH	PTMAH			
31H	ADJ1MAXL	PTMRPL			
32H	ADJ1MINH	PTMRPH			
33H	ADJ1	MINL			
34H	ADJ	1BH			
35H	ADJ	I1BL			
36H	SLE	WC1			
37H	PC				
38H	PCC				
39H	PCPU				
3AH	PD				
3BH	PDC				
3CH	PDPU				
3DH	PB				
3EH	PBC				
3FH	PB	PU			

	Bank 0 Bank 1
40H	EEC
41H	PWM0P
42H	PWM0D
43H	DLL0
44H	PWM0C
45H	Unused
46H	PWM1P
47H	PWM1D
48H	DLL1
49H	PWM1C
4AH	OUVP0C3
4RH	
4CH	
50U	
500	INTEG
520	
5211	
53H	
54H	INTC3
55H	
56H	MFI1
57H	DLLC
58H	SLEWCO
59H	OUVP0PC
5AH	OUVP1C3
5BH	SWS0
5CH	SWS1
5DH	OUTPC0
5EH	WDTC
5FH	TBC
60H	OCP0C0
61H	OCP0C1
62H	OCP0DA
63H	OCP0OCAL
64H	OCP0CCAL
65H	OCP1C0
66H	OCP1C1
67H	OCP1DA
68H	OCP10CAL
69H	OCP1CCAL
6AH	OCPPC
6BH	OVP1DA
6CH	UVP1DA
6DH	OUVP1C0
6EH	OUVP1C1
6FH	OUVP102
70H	SCOMC
71H	
724	
7211	DRDQ
7/1	
74H	
/oH	
/6H	
//H	PDPS1
78H	PRM
79H	ADUDA0
7AH	ADUDA1
7BH	ADUDA2
7CH	ADUDA3
7DH	ADUC0
7EH	ADUC1
7FH	ADUC2

#### Special Purpose Data Memory

: Unused, read as 00H



### **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

#### Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

#### Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example 1

data .section ´data´	-
adres1 db ?	
adres2 db ?	
adres3 db ?	
adres4 db ?	
block db ?	
code .section at 0 'code'	
org 00h	
start:	
mov a, 04h	; setup size of block
mov block, a	
mov a, offset adres1	; Accumulator loaded with first RAM address
mov mp0, a	; setup memory pointer with first RAM address
loop:	
clr IARO	; clear the data at address defined by MPO
inc mp0	; increment memory pointer
sdz block	; check if last memory location has been cleared
jmp loop	
continue:	



#### Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
mov a, 04h
                          ; setup size of block
mov block, a
mov a, 01h
                          ; setup the memory sector
mov mplh, a
mov a, offset adres1 ; Accumulator loaded with first RAM address
mov mp11, a
                           ; setup memory pointer with first RAM address
loop:
clr IAR1
                           ; clear the data at address defined by MP1L
                           ; increment memory pointer MP1L
inc mpll
sdz block
                           ; check if last memory location has been cleared
jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

#### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp db ?
code .section at 0 'code'
org OOh
start:
lmov a, [m]
                           ; move [m] data to acc
lsub a, [m+1]
                           ; compare [m] and [m+1] data
snz c
                           ; [m]>[m+1]?
                           ; no
jmp continue
lmov a, [m]
                           ; yes, exchange [m] and [m+1] data
mov temp, a
lmov a, [m+1]
lmov [m], a
mov a, temp
lmov [m+1], a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.


### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

## Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

## Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

### **STATUS Register**

Bit	7	6	5	4	3	2	1	0				
Name	SC	CZ	ТО	PDF	OV	Z	AC	С				
R/W	R	R	R	R	R/W	R/W	R/W	R/W				
POR	x	х	0	0	х	х	х	х				
							I	'x" unknown				
Bit 7	SC: XO	R operatior n result.	n result - pe	rformed by	the OV flag	g and the M	ISB of the i	instruction				
Bit 6	CZ: Ope	erational re	sult of diffe	rent flags fo	or different	instruction	s.					
	For SUE	B/SUBM/L	SUB/LSUB	M instructi	ons, the CZ	I flag is equ	al to the Z	flag.				
	For SBC	C/SBCM/L	SBC/LSBC	CM instruc	tions, the (	CZ flag is	the "AND	" operation				
	result wl	hich is perf	ormed by th	ne previous	operation (	CZ flag and	current op	eration zero				
	flag.	- , ,-	1 07	a .11	1 66 4	1						
	For othe	r instructio	ns, the CZ i	flag will no	t be affected	d.						
Bit 5	TO: Wat	tchdog Tim	e-Out flag	ag tha "CUI	WDT" or	"IIAIT" :	atminist					
	0: Alte	er power up	or execution	ng the "CLI	K WD1 Or	HALI	Istruction					
Rit A		wer down	flag	iiicu.								
DII 4	0. Afte	er power un	or execution	ng the "CLI	R WDT" ins	struction						
	1: By (	executing the	he "HALT"	instruction								
Bit 3	OV: Ov	erflow flag										
	0: No	overflow										
	1: An operation results in a carry into the highest-order bit but not a carry out of the											
	high	nest-order b	it or vice ve	ersa.								
Bit 2	Z: Zero	flag										
	0: The	0: The result of an arithmetic or logical operation is not zero										
Rit 1		viliary flag	1 artunneue	of logical	operation is	5 2010						
DII I	0' No :	auxiliary ca	nrv									
	1: An (	1: An operation results in a carry out of the low nibbles in addition, or no borrow										
	from the high nibble into the low nibble in subtraction											
Bit 0	C: Carry	/ flag										
	0: No	carry-out										
	1: An o not t	operation re take place o	esults in a c luring a sub	arry during ptraction op	an additior eration	n operation	or if a borr	ow does				
	C is also affected by a rotate through carry instruction											



## **EEPROM Data Memory**

This device contains an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

## **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is  $64 \times 8$  bits. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0, 1 and a single control register in only Sector 1.

## **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in only Sector 1, cannot be addressed directly and only can be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
EEA		_	D5	D4	D3	D2	D1	D0				
EED	D7	D6	D5	D4	D3	D2	D1	D0				
EEC	_	_	_	_	WREN	WR	RDEN	RD				

**EEPROM Register List** 

## **EEA Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0**: Data EEPROM address

Data EEPROM address bit 5 ~ bit 0



### **EED Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Data EEPROM data

Data EEPROM data bit 7 ~ bit 0

#### **EEC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	WREN	WR	RDEN	RD
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

### Bit 2 WR: EEPROM Write Control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

### Bit 1 **RDEN**: Data EEPROM Read Enable

0: Disable

1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

## Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.



## Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

### Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. Then the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed consecutively. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

### Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM** Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.



## **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

### **Programming Examples**

#### • Reading data from the EEPROM – polling method

	0		
MOV	A, EEPROM_ADRES	;	user defined address
MOV	EEA, A		
MOV	А, 040Н	;	setup memory pointer MP1L
MOV	MP1L, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup memory pointer MP1H
MOV	MP1H, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read/write
CLR	MP1H		
MOV	A, EED	;	move read data to register
MOV	READ_DATA, A		
Writ	ing Data to the EEPROM –	рс	olling method
MOV	A, EEPROM ADRES	;	user defined address
MOV	EEA, A		
MOV	A, EEPROM DATA	;	user defined data
MOV	EED, A		
MOV	А. 040Н	;	setup memory pointer MP1L
MOV	MP1L, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup memory pointer MP1H
MOV	MP1H, A	'	and the second sec
CLR	EMT		
SET	TAR1 3		set WREN bit, enable write operations
SET	TAR1.2	;	start Write Cycle - set WR bit - executed immediately
021		;	after set WREN bit
SET	EMI		
BACK	:		
SZ	IAR1.2	;	check for write cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read/write
CTP	MP1H		



## Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through registers.

## **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.
Internal High Speed RC	HIRC	8MHz
Internal Low Speed RC	LIRC	32kHz

Oscillator	Types
------------	-------

## System Clock Configurations

There are two methods of generating the system clock, one high speed oscillator and one low speed oscillator. The high speed oscillator is the internal 8MHz RC oscillator. The low speed oscillator is the internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.

The frequency of the slow speed or high speed system clock is also determined using CKS2~CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



System Clock Configurations



### Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. It requires no external pins for its operation.

### Internal 32kHz Oscillator – LIRC

The internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

## **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided this device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

### System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency  $f_H$  or low frequency  $f_{SUB}$  source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2~f_H/8$ .



Device Clock Configurations

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillation will stop to conserve the power. Thus there are also no the divided frequencies of  $f_H$  for peripheral circuit to use.

## **System Operation Modes**

There are five different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining three modes, the SLEEP, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operating Mode	Description						
Operating wode	CPU	fsys	<b>f</b> LIRC	fтвс			
NORMAL Mode	On	f <sub>H</sub> ∼f <sub>H</sub> /8	On	On			
SLOW Mode	On	fsuв	On	On			
IDLE0 Mode	Off	Off	On	On			
IDLE1 Mode	Off	On	On	On			
SLEEP Mode	Off	Off	On	Off			

## NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source will come from the high speed oscillator HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 8, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.



### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from the LIRC oscillator. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the  $f_{\rm H}$  is off.

### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP mode the CPU will be stopped. However the fLIRC clock will continue to operate to keep the Watchdog Timer function.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU and the system oscillator will be stopped, but the low speed oscillator will be on.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the low frequency clock will be on.

Note: If LVDEN=1 and the SLEEP or IDLE mode is entered, the LVD and bandgap functions will not be disabled, and the f<sub>SUB</sub> clock will be forced to open.

### **Control Register**

The registers, SMOD and CTRL, are used to control the system clock and the corresponding oscillator configurations.

#### SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	_	R	R	R/W	R/W
POR	0	0	0	—	0	0	1	1

Bit 7~5 CKS2~CKS0: System clock selection

000 0
000: f <sub>sub</sub>
001: f <sub>sub</sub>
010: Undefined
011: Undefined
100: Undefined
101: f <sub>H</sub> /8
110: f <sub>H</sub> /4
111: f <sub>H</sub> /2
These three bits an
addition to the sys

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4 Unimplemented, read as "0"



Bit 3	LTO: LIRC System OSC SST ready flag
	0: Not ready
	1: Ready
	This is the low speed system oscillator SST ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will change to a high level after $1\sim 2$ cycles.
Bit 2	HTO: HIRC System OSC SST ready flag
	0: Not ready
	1: Ready
	This is the high speed system oscillator SST ready flag which indicates when the high speed system oscillator is stable after a wake-up has occurred. The flag will change to a high level after 15~16 clock cycles if the HIRC oscillator is used.
Bit 1	IDLEN: IDLE Mode Control
	0: Disable 1: Enable
	This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running
	but the system clock will continue to keep the peripheral functions operational, if
	FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop
	in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT
	instruction is executed.

Bit 0 HLCLK: System Clock Selection  $0: f_H/2 \sim f_H/8$  or  $f_{SUB}$   $1: f_H$ This bit is used to select if the  $f_H$  clock or the  $f_H/2 \sim f_H/8$  or  $f_{SUB}$  clock is used as the system clock. When the bit is high the fu clock will be selected and if low the  $f_H/2 \sim$ 

system clock. When the bit is high the f<sub>H</sub> clock will be selected and if low the f<sub>H</sub>/2 ~  $f_H/8$  or f<sub>SUB</sub> clock will be selected. When system clock switches from the f<sub>H</sub> clock to the f<sub>SUB</sub> clock and the f<sub>H</sub> clock will be automatically switched off to conserve power.

## **CTRL Register**

Bit	7	6	5	4	3	2	1	0
Name	FSYSON		_	—	—	LVRF	LRF	WRF
R/W	R/W	_	—	—	—	R/W	R/W	R/W
POR	0		_	—	—	х	0	0

'x"	unknown
-----	---------

Bit 7	<b>FSYSON</b> : System Clock f <sub>SYS</sub> Control in IDLE Mode
	0: Disable
	I: Enable
Bit 6~3	Unimplemented, read as "0"
Bit 2	LVRF: LVR function reset flag
	Described elsewhere.
Bit 1	LRF: LVRC Control register software reset flag
	Described elsewhere.
Bit 0	WRF: WDTC Control register software reset flag
	Described elsewhere.



## **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE0 Mode, IDLE1 Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.

When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source,  $f_H$ , to the clock source,  $f_H/2 \sim f_H/8$  or  $f_{SUB}$ . If the clock is from the  $f_{SUB}$ , the high speed clock source will stop running to conserve power. When this happens it must be noted that the  $f_H/16$  and  $f_H/64$  internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs. The accompanying flowchart shows what happens when the device moves between the various operating modes.





### NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the HLCLK bit to "0" and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.





#### SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "101", "110" or "111".

As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The time duration required for the high speed system oscillator stabilization is specified in the A.C. characteristics.



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT and LVD will remain on with the clock source coming from the  $f_{LIRC}$  clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.



### Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock and the  $f_{LIRC}$  clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.

### Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock, Time Base clock and the  $f_{LIRC}$  clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.

## Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.



### Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



## Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f<sub>LIRC</sub>, which is in turn supplied by the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations.

## Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable and MCU software reset operation.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

WE4~WE0: WDT function software control Bit 7~3 01010B or 10101B: Enabled Other values: Reset MCU

When these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after t<sub>SRESET</sub> time and the WRF bit in the CTRL register will be set high.

WS2~WS0: WDT time-out period selection Bit 2~0

000: 2 <sup>8</sup> /f <sub>LIRC</sub>
$001: 2^{10}/f_{LIRC}$
010: $2^{12}/f_{LIRC}$
011: $2^{14}/f_{LIRC}$
100: $2^{15}/f_{LIRC}$
101: $2^{16}/f_{LIRC}$
110: $2^{17}/f_{LIRC}$
111: $2^{18}/f_{LIRC}$

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

### **CTRL Register**

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	—	_	_	_	LVRF	LRF	WRF
R/W	R/W	—	_	_	_	R/W	R/W	R/W
POR	0	—	_	_	_	х	0	0

"x" unknown

Bit 7 FSYSON: System clock fsys Control in IDLE Mode Described elsewhere.

Bit 6~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag Described elsewhere.

 Bit 1
 LRF: LVRC Control register software reset flag

 Described elsewhere.

 Bit 0

 WRF: WDTC Control register software reset flag

 0: Not occur

 1: Occurred

This bit is set high by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.

## Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear WDT instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device.

There are five bits, WE4~WE0, in the WDTC register to enable the WDT function. When the WE4~WE0 bits value is equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which could be caused by adverse environmental conditions such as noise, it will reset the microcontroller after  $t_{SRESET}$  time. After power on these bits will have a value of 01010B.

WE4 ~ WE0 Bits	WDT Function
01010B / 10101B	Enable
Any other values	Reset MCU

Watchdog Timer Function Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the  $2^{18}$  division ratio, and a minimum timeout of 7.8ms for the  $2^{8}$  division ratio.





## **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another type of reset is when the Watchdog Timer overflows and resets. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, is implemented in situations where the power supply voltage falls below a certain threshold.

## **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally.

## **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all I/O ports will be first set to inputs.



Note: t<sub>RSTD</sub> is power-on delay, typical time=16.7ms Power-On Reset Timing Chart

## Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage,  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set high. For a valid LVR signal, a low voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for greater than the value  $t_{LVR}$  specified in the LVD/LVR Electrical Characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function.

The actual  $V_{LVR}$  value is fixed at a value of 2.55V. However the LVS7~LVS0 bits still have effects on the LVR function. If these bits are changed to any other value except some certain values defined in the LVRC register by the environmental noise, the LVR will reset the device after  $t_{SRESET}$  time. When this happens, the LRF bit in the CTRL register will be set high. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.





Note: t<sub>RSTD</sub> is power-on delay, typical time=16.7ms Low Voltage Reset Timing Chart

#### LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR voltage select

01010101: 2.55V
00110011: 2.55V
10011001: 2.55V
10101010: 2.55V
Other velues: MCI

Other values: MCU reset (register is reset to POR value).

When an actual low voltage condition occurs, an MCU reset will be generated. In this situation this register contents will remain the same after such a reset occurs.

Any register value, other than the defined value above, will also result in the generation of an MCU reset. The reset operation will be activated after  $t_{\text{SRESET}}$  time. However in this situation this register contents will be reset to the POR value.

### CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	—	—	—	LVRF	LRF	WRF
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0		_	—	—	х	0	0

Bit 7	FSYSON: System clock f <sub>SYS</sub> Control in IDLE Mode
	Described elsewhere.
Bit 6~3	Unimplemented, read as "0"

Bit 2	<b>VRF</b> · I VR	function	reset flag

- 0: Not occur
  - 1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

## Bit 1 LRF: LVRC Control register software reset flag

- 0: Not occur
- 1: Occurred

This bit is set high if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDTC Control register software reset flag Described elsewhere. "x" unknown



### Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation is the same as LVR reset except that the Watchdog time-out flag TO will be set high.

WDT Time-out	
Internal Reset	k→ t <sub>RSTD</sub> + t <sub>SST</sub>

Note:  $t_{RSTD}$  is power-on delay, typical time=16.7ms WDT Time-out Reset during Normal Operation Timing Chart

### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to zero and the TO flag will be set high. Refer to the A.C. Characteristics for  $t_{SST}$  details.

WDT Time-out	
	←→ t <sub>SST</sub>
Internal Reset	

WDT Time-out Reset during Sleep or IDLE Mode Timing Chart

## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during Normal or SLOW Mode operation
1	u	WDT time-out reset during Normal or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

ltem	Conditions after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
IAR0	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	x x x x x x x x x x x x x x x x x x x	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBHP	XXXX XXXX	uuuu uuuu	uuuu uuuu
STATUS	xx00 xxxx	xx1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu
LVDC	00-000	00-000	uu -uuu
SMOD	000-0011	000-0011	uuu- uuuu
CTRL	0 x 0 0	0000	uuuu
LVRC	0101 0101	0101 0101	uuuu uuuu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
SIMC0	111- 0000	111- 0000	uuu- uuuu
SIMC1	1000 0001	1000 0001	uuuu uuuu
SIMD	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMA	0000 0000	0000 0000	uuuu uuuu
SIMC2	0000 0000	0000 0000	uuuu uuuu
SIMTOC	0000 0000	0000 0000	uuuu uuuu
OUVP1PC	0000 0000	0000 0000	uuuu uuuu
EEA	00 0000	00 0000	uu uuuu
EED	0000 0000	0000 0000	uuuu uuuu
SADOL(ADRFS=0)	X X X X	X X X X	uuuu
SADOL(ADRFS=1)	XXXX XXXX	XXXX XXXX	uuuu uuuu
SADOH(ADRFS=0)	XXXX XXXX	XXXX XXXX	uuuu uuuu
SADOH (ADRFS=1)	X X X X	X X X X	uuuu
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	00 0000	00 0000	uu uuuu
ADJ0DT	00 0000	00 0000	uu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)		
ADJ0S	0000 0000	0000 0000			
ADJ0C	000- xx	000- xx	uuu- xx		
ADJOMAXH	0000	0000	uuuu		
ADJOMAXL	0000 0000	0000 0000	uuuu uuuu		
ADJOMINH	0000	0000	uuuu		
ADJ0MINL	0000 0000	0000 0000	uuuu uuuu		
ADJ0BH	0000	0000	uuuu		
ADJ0BL	0000 0000	0000 0000	uuuu uuuu		
ADJ1DT	00 0000	00 0000	uu uuuu		
ADJ1S	0000 0000	0000 0000	uuuu uuuu		
ADJ1C	000- xx	000- xx	uuu- xx		
ADJ1MAXH	0000	0000	uuuu		
ADJ1MAXL	0000 0000	0000 0000	uuuu uuuu		
ADJ1MINH	0000	0000	uuuu		
ADJ1MINL	0000 0000	0000 0000	uuuu uuuu		
ADJ1BH	0000	0000	uuuu		
ADJ1BL	0000 0000	0000 0000	uuuu uuuu		
SLEWC1	0000	0000	uuuu		
РВ	1111 1111	1111 1111	uuuu uuuu		
PBC	1111 1111	1111 1111	uuuu uuuu		
PBPU	0000 0000	0000 0000	uuuu uuuu		
PC	11 1111	11 1111	uu uuuu		
PCC	11 1111	11 1111	uu uuuu		
PCPU	00 0000	00 0000	uu uuuu		
PD	1111 1111	1111 1111	uuuu uuuu		
PDC	1111 1111	1111 1111	uuuu uuuu		
PDPU	0000 0000	0000 0000	uuuu uuuu		
PWM0P	0000 0000	0000 0000	uuuu uuuu		
PWM0D	0000 0000	0000 0000	uuuu uuuu		
DLL0	0000	0000	uuuu		
PWM0C	0000 0000	0000 0000	uuuu uuuu		
PWM1P	0000 0000	0000 0000	uuuu uuuu		
PWM1D	0000 0000	0000 0000	uuuu uuuu		
DLL1	0000	0000	uuuu		
PWM1C	0000 0000	0000 0000	uuuu uuuu		
OUVP0C3	0001 0000	0001 0000	uuuu uuuu		
OVP0DA	0000 0000	0000 0000	uuuu uuuu		
UVP0DA	0000 0000	0000 0000	uuuu uuuu		
OUVP0C1	00 0000	00 0000	uu uuuu		
OUVP0C2	0001 0000	0001 0000	uuuu uuuu		
OUVP0C0	00 0000	00 0000	uu uuuu		
INTEG	00 0000	00 0000	uu uuuu		



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)		
INTC0	-000 0000	-000 0000	-uuu uuuu		
INTC1	0000 0000	0000 0000	uuuu uuuu		
INTC2	0000 0000	0000 0000	uuuu uuuu		
INTC3	0000 0000	0000 0000	uuuu uuuu		
MFI0	-000 -000	-000 -000	-uuu -uuu		
MFI1	-000 -000	-000 -000	-uuu -uuu		
DLLC	100	100	uuu		
SLEWC0	0000	0000	uuuu		
OUVP0PC	0000 0000	0000 0000	uuuu uuuu		
OUVP1C3	0001 0000	0001 0000	uuuu uuuu		
SWS0	00 0000	00 0000	uu uuuu		
SWS1	000	000	u u u		
OUTPC0	0000 0000	0000 0000	uuuu uuuu		
WDTC	0101 0011	0101 0011	uuuu uuuu		
ТВС	0011 -111	0011 -111	uuuu -uuu		
OCP0C0	0000 00	0000 00	uuuu uu		
OCP0C1	00 0000	00 0000	uu uuuu		
OCP0DA	0000 0000	0000 0000	uuuu uuuu		
OCP0OCAL	0010 0000	0010 0000	uuuu uuuu		
OCP0CCAL	0001 0000	0001 0000	uuuu uuuu		
OCP1C0	0000 00	0000 00	uuuu uu		
OCP1C1	00 0000	00 0000	uu uuuu		
OCP1DA	0000 0000	0000 0000	uuuu uuuu		
OCP10CAL	0010 0000	0010 0000	uuuu uuuu		
OCP1CCAL	0001 0000	0001 0000	uuuu uuuu		
OCPPC	0000 0000	0000 0000	uuuu uuuu		
OVP1DA	0000 0000	0000 0000	uuuu uuuu		
UVP1DA	0000 0000	0000 0000	uuuu uuuu		
OUVP1C0	00 0000	00 0000	uu uuuu		
OUVP1C1	00 0000	00 0000	uu uuuu		
OUVP1C2	0001 0000	0001 0000	uuuu uuuu		
SCOMC	-000	-000	-uuu		
PAPS0	0000 0000	0000 0000	uuuu uuuu		
PAPS1	0000 0000	0000 0000	uuuu uuuu		
PBPS	0000 0000	0000 0000	uuuu uuuu		
PCPS0	0000 0000	0000 0000	uuuu uuuu		
PCPS1	0000	0000	uuuu		
PDPS0	0000 0000	0000 0000	uuuu uuuu		
PDPS1	0000 0000	0000 0000	uuuu uuuu		
PRM	00-000	00-000	uu -uuu		
ADUDA0	0000 0000	0000 0000	uuuu uuuu		
ADUDA1	0000 0000	0000 0000	uuuu uuuu		



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (HALT)
ADUDA2	0000 0000	0000 0000	uuuu uuuu
ADUDA3	0000 0000	0000 0000	uuuu uuuu
ADUC0	0000 0000	0000 0000	uuuu uuuu
ADUC1	0000	0000	uuuu
ADUC2	00 0000	00 0000	uu uuuu
STMC0	0000 0	0000 0	uuuu u
STMC1	0000 0000	0000 0000	uuuu uuuu
STMDL	0000 0000	0000 0000	uuuu uuuu
STMDH	0000 0000	0000 0000	uuuu uuuu
STMAL	0000 0000	0000 0000	uuuu uuuu
STMAH	0000 0000	0000 0000	uuuu uuuu
STMRP	0000 0000	0000 0000	uuuu uuuu
PTMC0	0000 0	0000 0	uuuu u
PTMC1	0000 0000	0000 0000	uuuu uuuu
PTMDL	0000 0000	0000 0000	uuuu uuuu
PTMDH	00	00	u u
PTMAL	0000 0000	0000 0000	uuuu uuuu
РТМАН	00	00	u u
PTMPRL	0000 0000	0000 0000	uuuu uuuu
PTMPRH	00	00	u u
EEC	0000	0000	uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



## Input / Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register	Bit							
Name	7	6	5	4	3	2	1	0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC5	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PCPU	_	_	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PC	_	_	PC5	PC4	PC3	PC2	PC1	PC0
PCC	_	_	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0

I/O Basic Function Register List

## Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PDPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

## PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAPU7~PAPU0: Port A Pin Pull-high Control 0: Disable 1: Enable



### **PBPU Register**

Bit	7	6	5	4	3	2	1	0
Name	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PBPU7~PBPU0: Port B Pin Pull-high Control

1: Enable

### **PCPU Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0" Bit 5~0

PCPU5~PCPU0: Port C Pin Pull-high Control

0: Disable

1: Enable

## **PDPU Register**

Bit	7	6	5	4	3	2	1	0
Name	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PDPU7~PDPU0: Port D Pin Pull-high Control

0: Disable

1: Enable

## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control register only when the pinshared functional pin is selected as general purpose input/output and the MCU enters the Power down mode.

### **PAWU Register**

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: Port A Pin Wake-up Control

<sup>0:</sup> Disable

<sup>0:</sup> Disable 1: Enable



## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

### **PAC Register**

Bit	7	6	5	4	3	2	1	0
Name	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7~0 PAC7~PAC0: Port A Pin Input/Output Type Selection

## PBC Register

Bit	7	6	5	4	3	2	1	0
Name	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7~0 **PBC7~PBC0**: Port B Pin Input/Output Type Selection

0: Output

1: Input

### **PCC Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	1	1	1	1	1	1

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 PCC5~PCC0: Port C Pin Input/Output Type Selection 0: Output 1: Input

# PDC Register

Bit	7	6	5	4	3	2	1	0
Name	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
R/W								
POR	1	1	1	1	1	1	1	1

Bit 7~0 PDC7~PDC0: Port D Pin Input/Output Type Selection

0: Output 1: Input

<sup>0:</sup> Output 1: Input



## **Slew Rate Control**

The PB0~PB3 ports can be setup to have a choice of various slew rate using the SLEWC0 and SLEWC1 registers.

Refer to the Slew Rate Control Characteristics section to obtain the exact value for different applications.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
SLEWC0	_	—	_	_	SLEWC03	SLEWC02	SLEWC01	SLEWC00		
SLEWC1	_	—	—	—	SLEWC13	SLEWC12	SLEWC11	SLEWC10		

### Slew Rate Control Register List

### SLEWC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—		—	—	SLEWC03	SLEWC02	SLEWC01	SLEWC00
R/W	—	_	_	_	R/W	R/W	R/W	R/W
POR	—		—	—	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 3~2 SLEWC03~SLEWC02: PB2 output slew rate selection

00: Slew rate=Level 0

- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

Bit 1~0 SLEWC01~SLEWC00: PB0 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

Note: Users should refer to the Slew Rate Control Characteristics section to obtain the exact value for different applications.

### **SLEWC1** Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	—	SLEWC13	SLEWC12	SLEWC11	SLEWC10
R/W	—	—	_	—	R/W	R/W	R/W	R/W
POR	—	—	_	—	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 3~2 SLEWC13~SLEWC12: PB3 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

Bit 1~0 SLEWC11~SLEWC10: PB1 output slew rate selection

- 00: Slew rate=Level 0
- 01: Slew rate=Level 1
- 10: Slew rate=Level 2
- 11: Slew rate=Level 3

Note: Users should refer to the Slew Rate Control Characteristics section to obtain the exact value for different applications.



### **Pin-shared Function**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pin to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function selection register "n", labeled as PxPSn, and some pin function selection register, PRM, which can select the desired functions of the multi-function pin-shared pins

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. To select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register					Bit			
Name	7	6	5	4	3	2	1	0
PAPS0	PAS31	PAS30	PAS21	PAS20	PAS11	PAS10	PAS01	PAS00
PAPS1	PAS71	PAS70	PAS61	PAS60	PAS51	PAS50	PAS41	PAS40
PBPS	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
PCPS0	PCS31	PCS30	PCS21	PCS20	PCS11	PCS10	PCS01	PCS00
PCPS1	—	_	—	_	PCS51	PCS50	PCS41	PCS40
PDPS0	PDS31	PDS30	PDS21	PDS20	PDS11	PDS10	PDS01	PDS00
PDPS1	PDS71	PDS70	PDS61	PDS60	PDS51	PDS50	PDS41	PDS40
PRM	—		SDIPRM	SDOPRM	—	SCSBPRM	SCKSCLPRM	SDAPRM

Pin-shared Function Selection Register List

#### **PAPS0** Register

Bit	7	6	5	4	3	2	1	0
Name	PAS31	PAS30	PAS21	PAS20	PAS11	PAS10	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PAS3[1:0]**: PA3 Pin-Shared function selection

	00: PA3/INT0
	01: AN8/BATV
	10: PA3/INT0
	11: PA3/INT0
Bit 5~4	PAS2[1:0]: PA2 Pin-Shared function selection
	00: PA2
	01: AN9
	10: VREF
	11: PA2



Bit 3~2	PAS1[1:0]: PA1 Pin-Shared function selection
	00: PA1
	01: OUVP0/AN10
	10: PA1
	11: PA1
Bit 1~0	PAS0[1:0]: PA0 Pin-Shared function selection
Bit 1~0	<b>PAS0[1:0]</b> : PA0 Pin-Shared function selection 00: PA0
Bit 1~0	PAS0[1:0]: PA0 Pin-Shared function selection 00: PA0 01: OUVP1/AN11
Bit 1~0	PAS0[1:0]: PA0 Pin-Shared function selection 00: PA0 01: OUVP1/AN11 10: PA0

## PAPS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS71	PAS70	PAS61	PAS60	PAS51	PAS50	PAS41	PAS40
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	PAS7[1: 00: PA 01: AN 10: PA 11: PA	0]: PA7 Pir 7/INT2 16 7/INT2 7/INT2	-Shared fu	nction selec	ction			
Bit 5~4	PAS6[1: 00: PA 01: AN 10: PA 11: PA	8 <b>0]</b> : PA6 Pir 6/INT1 87 6/INT1 6/INT1	-Shared fu	nction selec	ction			
Bit 3~2	PAS5[1: 00: PA 01: ST 10: SD 11: Un	0]: PA5 Pir 5 P OO defined	-Shared fu	nction selec	ction			
Bit 1~0	PAS4[1: 00: PA 01: ST 10: SD 11: Un	:0]: PA4 Pir 4 P DI defined	-Shared fu	nction selec	ction			
'S Registe	er							

## Ρ

Bit	7	6	5	4	3	2	1	0
Name	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7 Bit 6	PBS7: P 0: PB7 1: SCC PBS6: P 0: PB6 1: SCC	B7 Pin-Sha DM3 B6 Pin-Sha DM2	ured functio	n selection n selection				
Bit 5	<b>PBS5</b> : P 0: PB5 1: SCC	B5 Pin-Sha DM1	red functio	n selection				



Bit 4	<b>PBS4</b> : PB4 Pin-Shared function selection 0: PB4 1: SCOM0
Bit 3	<b>PBS3</b> : PB3 Pin-Shared function selection 0: PB3 1:OUT1L
Bit 2	<b>PBS2</b> : PB2 Pin-Shared function selection 0: PB2 1:OUT1H
Bit 1	<b>PBS1</b> : PB1 Pin-Shared function selection 0: PB1 1:OUT0L
Bit 0	<b>PBS0</b> : PB0 Pin-Shared function selection 0: PB0 1:OUT0H

### **PCPS0** Register

Bit	7	6	5	4	3	2	1	0
Name	PCS31	PCS30	PCS21	PCS20	PCS11	PCS10	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PCS3[1:0**]: PC3 Pin-Shared function selection

- 00: PC3
- 01: OCP1
- 10: PC3
- 11: PC3

Note: if PCS3[1:0]=01 & PCS2[1:0]=01, both the pins can be used for OCP1 input at the same time.

### Bit 5~4 PCS2[1:0]: PC2 Pin-Shared function selection

- 00: PC2
- 01: OCP1
- 10: PTP
- 11: PC2

Note: if PCS3[1:0]=01 & PCS2[1:0]=01, both the pins can be used for OCP1 input at the same time.

## Bit 3~2 **PCS1[1:0]**: PC1 Pin-Shared function selection

- 00: PC1
- 01: OCP0
- 10: PTP
- 11: PC1

Note: if PCS1[1:0]=01 & PCS0[1:0]=01, both the pins can be used for OCP0 input at the same time.

Bit 1~0 PCS0[1:0]: PC0 Pin-Shared function selection

- 00: PC0/PTCK 01: OCP0
- 10: PC0/PTCK
- 11: PC0/PTCK

Note: if PCS1[1:0]=01 & PCS0[1:0]=01, both the pins can be used for OCP0 input at the same time.



## PCPS1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PCS51	PCS50	PCS41	PCS40
R/W	_	_	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2	PCS5[1:0]: PC5 Pin-Shared function selection
	00: PC5/STCK
	01: SDA
	$10: \overline{SCS}$
	11: PC5/STCK
Bit 1~0	PCS4[1:0]: PC4 Pin-Shared function selection
Bit 1~0	<b>PCS4[1:0]</b> : PC4 Pin-Shared function selection 00: PC4
Bit 1~0	PCS4[1:0]: PC4 Pin-Shared function selection 00: PC4 01: SCL/SCK
Bit 1~0	PCS4[1:0]: PC4 Pin-Shared function selection 00: PC4 01: SCL/SCK 10: PC4
Bit 1~0	<b>PCS4[1:0]</b> : PC4 Pin-Shared function selection 00: PC4 01: SCL/SCK 10: PC4 11: PC4

## PDPS0 Register

Bit	7	6	5	4	3	2	1	0		
Name	PDS31	PDS30	PDS21	PDS20	PDS11	PDS10	PDS01	PDS00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7~6	PDS3[1:0]: PD3 Pin-Shared function selection 00: PD3 01: AN3 10: D1- 11: PD3									
Bit 5~4	PDS2[1: 00: PD 01: AN 10: D1 11: PD	:0]: PD2 Pi 2 N2 + 2	n-Shared fu	inction sele	ction					
Bit 3~2	11: PD2 <b>PDS1[1:0]</b> : PD1 Pin-Shared function selection 00: PD1 01: AN1/D0- 10: SCL/SCK 11: PD1									
Bit 1~0	PDS0[1: 00: PD 01: AN 10: SD 11: SC	:0]: PD0 Pi 00 10/D0+ (US 0A \$	n-Shared fu SB D0+ 0.6	inction sele V output pi	ction n)					



## PDPS1 Register

Bit	7	6	5	4	3	2	1	0		
Name	PDS71	PDS70	PDS61	PDS60	PDS51	PDS50	PDS41	PDS40		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
it 7~6	PDS7[1: 00: PE 01: SE 10: PE 11: PE	:0]: PD7 Pi 07 01 07 07	n-Shared fu	nction sele	ction					
3it 5~4	PDS6[1: 00: PD 01: SD 10: PD 11: PD	<b>:0]</b> : PD6 Pi 06 00 06 06	n-Shared fu	nction sele	ction					
3it 3~2	PDS5[1: 00: PD 01: AN 10: D2 11: PD	<ul> <li>11: PD6</li> <li>PDS5[1:0]: PD5 Pin-Shared function selection</li> <li>00: PD5</li> <li>01: AN5</li> <li>10: D2-</li> <li>11: PD5</li> </ul>								
3it 1~0	PDS4[1: 00: PE 01: AN 10: D2 11: PE	:0]: PD4 Pi 04 ↓4 2+	n-Shared fu	nction sele	ction					

## PRM Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	SDIPRM	SDOPRM	_	SCSBPRM	SCKSCLPRM	SDAPRM
R/W	—	—	R/W	R/W	_	R/W	R/W	R/W
POR	—	_	0	0	—	0	0	0

Bit 7~6	Unimplemented, read as "0"
Bit 5	<b>SDIPRM</b> : SDI Pin Remap Control 0: SDI on PA4 1: SDI on PD7
Bit 4	<b>SDOPRM</b> : SDO Pin Remap Control 0: SDO on PA5 1: SDO on PD6
Bit 3	Unimplemented, read as "0"
Bit 2	SCSBPRM: SCS Pin Remap Control 0: SCS on PC5 1: SCS on PD0
Bit 1	SCKSCLPRM: SCK/SCL Pin Remap Control 0: SCK/SCL on PC4 1: SCK/SCL on PD1
Bit 0	<b>SDAPRM</b> : SDA Pin Remap Control 0: SDA on PC5 1: SDA on PD0



## **I/O Pin Structures**

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.





### **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PDC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PD, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

## Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Standard and Periodic TM section.

### Introduction

The device contains a 16-bit Standard TM and a 10-bit Periodic TM, having a reference name of STM and PTM. Although similar in nature, the different TM types vary in their feature complexity. The common features to the Standard and Periodic TMs will be described in this section and the detailed operation will be described in corresponding sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

Function	STM	PTM
Timer/Counter	$\checkmark$	$\checkmark$
I/P Capture	$\checkmark$	$\checkmark$
Compare Match Output	$\checkmark$	$\checkmark$
PWM Channels	1	1
Single Pulse Output	1	1
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary


## **TM Operation**

The two different types of TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

## **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2~ xTCK0 bits in the xTM control registers, where "x" stands for S or P type TM. The clock source can be a ratio of either the system clock  $f_{SYS}$  or the internal high clock  $f_{H}$ , the  $f_{TBC}$  clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

## **TM Interrupts**

The two different types of TMs have two internal interrupts, the internal comparator A or comparator P, which generates a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

## **TM External Pins**

Each of the TMs, irrespective of what type, has one TM input pin, with the label xTCK. The TM input pin, is essentially a clock source for the TM and is selected using the xTCK2~ xTCK0 bits in the xTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The TM input pin can be chosen to have either a rising or falling active edge. The STCK and PTCK pins are also used as the external trigger input pin in single pulse output mode.

Another pin xTP, which also can be the xTM output pin, is the capture input pin whose active edge can be a rising edge, a falling edge or both rising and falling edges. The active edge transition type is selected using the xTIO1~xTIO0 bits in the xTMC1 register. For the PTM, there is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input source except for the PTP pin.

The TMs each have two output pins, named xTP. The TM output pins can be selected using the corresponding pin-shared function selection bits described in the Pin-shared Function section. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP output pin is also the pin where the TM generates the PWM output waveform.

As the TM input or output pins are pin-shared with other functions, the TM external pin function must first be setup using registers. A single bit in the Pin-shared Function Selection Registers determines if its associated pin is to be used as an external TM pin or if it is to have another function.

SI	ГМ	PTM		
Input	Output	Input Outp		
STCK or STP	STP	PTCK or PTP	PTP	

**TM External Pins** 



## TM Input/Output Pin Selection

Selecting to have a TM input/output or whether to retain its other shared function is implemented using the relevant pin-shared function selection registers, with the corresponding selection bits in each pin-shared function register corresponding to a TM input/output pin. Configuring the selection bits correctly will setup the corresponding pin as a TM input/output. The details of the pin-shared function selection are described in the Pin-shared Function section.



STM Function Pin Control Block Diagram



**PTM Function Pin Control Block Diagram** 

## **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing the register is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte register without following these access procedures will result in unpredictable values.





The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
  - Step 1. Write data to Low Byte xTMAL or PTMRPL
     Note that here data is only written to the 8-bit buffer.
  - Step 2. Write data to High Byte xTMAH or PTMRPH
    - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
  - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
    - This step reads data from the 8-bit buffer.



# Standard Type TM – STM





Standard Type TM Block Diagram

## **Standard TM Operation**

The size of Standard TM is 16-bit wide and its core is a 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 8-bit wide whose value is compared with the highest 8 bits in the counter while the CCRA is the 16 bits and therefore compares with all counter bits.

The only way of changing the value of the 16-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

## Standard Type TM Registers

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 16-bit value, while a read/write register pair exists to store the internal 16-bit CCRA value. One register STMRP is used to store the 8-bit CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
STMC0	STPAU	STCK2	STCK1	STCK0	STON	_	_	_	
STMC1	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR	
STMDL	D7	D6	D5	D4	D3	D2	D1	D0	
STMDH	D15	D14	D13	D12	D11	D10	D9	D8	
STMAL	D7	D6	D5	D4	D3	D2	D1	D0	
STMAH	D15	D14	D13	D12	D11	D10	D9	D8	
STMRP	D7	D6	D5	D4	D3	D2	D1	D0	

16-bit Standard TM Register List



### STMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	STPAU	STCK2	STCK1	STCK0	STON	_	—	—
R/W	R/W	R/W	R/W	R/W	R/W	_	_	—
POR	0	0	0	0	0	—	—	—

Bit 7 STPAU: STM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 STCK2~STCK0: Select STM Counter clock

- 000:  $f_{SYS}/4$
- $001 \colon f_{\text{SYS}}$
- 010: f<sub>H</sub>/16
- 011: f<sub>H</sub>/64
- 100: f<sub>tbc</sub>
- 101: f<sub>tbc</sub>
- 110: STCK rising edge clock
- 111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{TBC}$  are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 STON: STM Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run, clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode or the PWM output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

## STMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	STM1	STM0	STIO1	STIO0	STOC	STPOL	STDPX	STCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

STM1~ STM0: Select STM Operating Mode 00: Compare Match Output Mode

01: Capture Input Mode

10: PWM output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.



Bit 5~4

	<ul> <li>11: Toggle output</li> <li>PWM output Mode/ Single Pulse Output Mode</li> <li>00: PWM Output inactive state</li> <li>01: PWM Output active state</li> <li>10: PWM output</li> </ul>
	<ul><li>11: Single pulse output</li><li>Capture Input Mode</li><li>00: Input capture at rising edge of STP</li><li>01: Input capture at falling edge of STP</li></ul>
	<ul> <li>10: Input capture at falling/rising edge of STP</li> <li>11: Input capture disabled</li> <li>Timer/counter Mode:</li> <li>Unused</li> </ul>
	These two bits are used to determine how the STM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.
	In the Compare Match Output Mode, the STIO1~STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the STIO1~STIO0 bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the STOC bit. Note that the output level requested by the STIO1~STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state, it can be reset to its initial level by changing the level of the STIO1 and STIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the STIO1 and STIO0 bits only after the TM has been switched off. Unpredictable PWM
Bit 3	outputs will occur if the STIO1 and STIO0 bits are changed when the TM is running. <b>STOC</b> : STM output pin control bit Compare Match Output Mode 0: Initial low
	<ol> <li>1: Initial high</li> <li>PWM output Mode/ Single Pulse Output Mode         <ol> <li>O: Active low</li> <li>1: Active high</li> </ol> </li> <li>This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM output Mode/ Single Pulse Output Mode. It has no effect if the STM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output</li> </ol>
Rit 2	Mode it determines the logic level of the STM output pin when the STON bit changes from low to high. <b>STPOL</b> : STM Output polarity Control
Dit 2	0: Non-invert 1: Invert This bit controls the polarity of the STM output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the

STIO1~ STIO0: Select STM external pin function

Compare Match Output Mode

00: No change 01: Output low 10: Output high

STM is in the Timer/Counter Mode.



- Bit 1 STDPX: STM PWM period/duty Control 0: CCRP – period; CCRA - duty
  - 1: CCRP duty; CCRA period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: Select STM Counter clear condition selection

0: Comparator P match

1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM output mode, Single Pulse or Input Capture Mode.

## STMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 STM Counter Low Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 7 ~ bit 0

## STMDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 STM Counter High Byte Register bit 7 ~ bit 0 STM 16-bit Counter bit 15 ~ bit 8

## STMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 STM CCRA Low Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 7 ~ bit 0

## **STMAH Register**

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 STM CCRA High Byte Register bit 7 ~ bit 0 STM 16-bit CCRA bit 15 ~ bit 8



#### **STMRP Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: STM CCRP 8-bit register, compared with the STM Counter bit  $15 \sim bit 8$ .

Comparator P Match Period =

0: 65536 STM clocks

 $1 \sim 255: 256 \times (1 \sim 255)$  STM clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counters highest eight bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is cleared to zero. Clearing the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.

## Standard Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

#### Compare Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be set to "0".

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when an STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.





Compare Match Output Mode – STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

2. The TM output pin controlled only by the STMAF flag

3. The output pin reset to initial state by a STON bit rising edge





Compare Match Output Mode – STCCLR=1

Note: 1. With STCCLR=1 a Comparator A match will clear the counter

2. The STM output pin controlled only by the STMAF flag

3. The output pin reset to initial state by a STON rising edge

4. The STMPF flag is not generated when STCCLR=1



## Timer/Counter Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function by setting pin-share function register.

## **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM output mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

## • 16-bit STM, PWM Mode, Edge-aligned Mode, STDPX=0

CCRP	1~255	0		
Period	CCRP×256	65536		
Duty	CCRA			

If  $f_{SYS}$ =8MHz, STM clock source is  $f_{SYS}/4$ , CCRP=2 and CCRA =128,

The STM PWM output frequency= $(f_{SYS}/4)/(2 \times 256)=f_{SYS}/2048=4$ kHz, duty= $128/(2 \times 256)=25\%$ .

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

## • 16-bit STM, PWM Mode, Edge-aligned Mode, STDPX=1

CCRP	1~255 0			
Period	CCRA			
Duty	CCRP×256 65536			

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value except when the CCRP value is equal to 0.





## PWM Output Mode – STDPX=0

# Note: 1. Here STDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation





# Note: 1. Here STDPX=1 – Counter cleared by CCRA

2. A counter clear sets PWM Period

3. The internal PWM function continues even when STIO[1:0]=00 or 01

4. The STCCLR bit has no influence on PWM operation



#### Single Pulse Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.



Single Pulse Generation





### Single Pulse Mode

Note: 1. Counter stopped by CCRA match

- 2. CCRP is not used
- 3. The pulse is triggered by the STCK pin or setting the STON bit high
- 4. In the Single Pulse Mode, STIO [1:0] must be set to "11" and cannot be changed.

However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



### **Capture Input Mode**

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurement. The external signal is supplied on the STP, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STP the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STP the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STP to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STP, however it must be noted that the counter will continue to run. The STCCLR and STDPX bits are not used in this Mode.





## **Capture Input Mode**

Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits

- 2. A TM Capture input pin active edge transfers the counter value to CCRA
- 3. The STCCLR and STDPX bits are not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



# Periodic Type TM – PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes.



Periodic Type TM Block Diagram

## **Periodic TM Operation**

The Periodic Type TM core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 10-bit wide.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control more than one output pin. All operating setup conditions are selected using relevant internal registers.

## Periodic Type TM Register Description

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA value and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—		_
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMDH	_	_	_	—	—	—	D9	D8
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMAH	—	—	—	—	—	—	D9	D8
PTMRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMRPH	_	_	_	_		_	D9	D8

10-bit Periodic TM Register List



## **PTMC0** Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	_	_	_
POR	0	0	0	0	0	—	—	—

#### Bit 7 PTPAU: PTM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

## Bit 6~4 PTCK2~PTCK0: Select PTM Counter clock

- 000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub>
- 010: f<sub>H</sub>/16
- 011: f<sub>H</sub>/64
- 100: f<sub>TBC</sub>
- 101: f<sub>H</sub>
- 110: PTCK rising edge clock
- 111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{TBC}$  are other internal clocks, the details of which can be found in the oscillator section.

## Bit 3 PTON: PTM Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run, clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the PTM is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

#### PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PTM1~PTM0: Select PTM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin control must be disabled.



### Bit 5~4 PTIO1~PTIO0: Select PTM external pin function

- Compare Match Output Mode
- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Mode/Single Pulse Output Mode
- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output
- 11: Single pulse output

Capture Input Mode

- 00: Input capture at rising edge of PTP or PTCK
- 01: Input capture at falling edge of PTP or PTCK
- 10: Input capture at falling/rising edge of PTP or PTCK
- 11: Input capture disabled
- Timer/Counter Mode
- Unused

These two bits are used to determine how the PTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3

#### PTOC: PTM PTP Output control bit

Compare Match Output Mode

- 0: Initial low
- 1: Initial high

PWM Mode/Single Pulse Output Mode

- 0: Active low
- 1: Active high

This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

#### Bit 2

- PTPOL: PTM PTP Output polarity Control
  - 0: Non-invert
  - 1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.



## Bit 1 PTCAPTS: PTM Capture Trigger Source Selection 0: From PTP pin

# 1: From PTCK pin

Bit 0 PTCCLR: Select PTM Counter clear condition

- 0: Comparator P match
- 1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Mode, Single Pulse or Capture Input Mode.

## **PTMDL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM Counter Low Byte Register bit 7 ~ bit 0 PTM 10-bit Counter bit 7 ~ bit 0

## **PTMDH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	D9	D8
R/W	_	—	—	—	—	_	R	R
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8

## **PTMAL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRA Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRA bit 7 ~ bit 0

## **PTMAH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	_	_	R/W	R/W
POR	—	_	—	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRA High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRA bit 9 ~ bit 8



### **PTMRPL Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

#### **PTMRPH Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8

## Periodic Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

## Compare Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin, will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.





Compare Match Output Mode – PTCCLR=0

Note: 1. With PTCCLR=0 a Comparator P match will clear the counter

2. The TM output pin is controlled only by the PTMAF flag

3. The output pin is reset to its initial state by a PTON bit rising edge





Compare Match Output Mode - PTCCLR=1

Note: 1. With PTCCLR=1 a Comparator A match will clear the counter

2. The TM output pin is controlled only by the PTMAF flag

3. The output pin is reset to its initial state by a PTON bit rising edge

4. A PTMPF flag is not generated when PTCCLR=1



## **Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

## **PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit PTM, PWM Mode, Edge-aligned Mode

CCRP	1~1023	0
Period	1~1023	1024
Duty	CC	RA

If  $f_{SYS}$ =8MHz, PTM clock source select  $f_{SYS}/4$ , CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=4kHz$ , duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.





Note: 1. Counter cleared by CCRP

2. A counter clear sets the PWM Period

- 3. The internal PWM function continues running even when PTIO [1:0]=00 or 01
- 4. The PTCCLR bit has no influence on PWM operation



### Single Pulse Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The PTCCLR bit is not used in this Mode.



Single Pulse Generation





Note: 1. Counter stopped by CCRA

2. CCRP is not used

3. The pulse is triggered by the PTCK pin or by setting the PTON bit high

4. A PTCK pin active edge will automatically set the PTON bit high

5. In the Single Pulse Mode, PTIO [1:0] must be set to "11" and cannot be changed.



## Capture Input Mode

To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTP or PTCK pin which is selected using the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTP or PTCK pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTP or PTCK pin, the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTP or PTCK pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTP or PTCK pin, however it must be noted that the counter will continue to run.

As the PTP or PTCK pin is pin shared with other functions, care must be taken if the PTM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTCCLR, PTOC and PTPOL bits are not used in this Mode.





## Capture Input Mode

- Note: 1. PTM [1:0]=01 and active edge set by the PTIO [1:0] bits
  - 2. A PTM Capture input pin active edge transfers the counter value to CCRA
  - 3. PTCCLR bit not used
  - 4. No output function PTOC and PTPOL bits are not used
  - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



# Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

## A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals of the Over Current Protection 0 or Over Current Protection 1 OPA output signal into a 12-bit digital value.

The external or internal analog signal to be converted is determined by the ACS3~ACS0 bits. When the external analog signal channel, AN8, AN10 or AN11, is to be converted, the SWS0 or SWS1 register bits together with the ACS3~ACS0 bits should be properly configured to select the required input signals. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signals	Channel Select Bits
AN0~AN11	AN12: OCP0 OPA Output AN13:OCP1 OPA Output	ACS3~ACS0

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



Note: The Unite-gain buffer output  $V_{RO}$  can drive the OCPn, OVPn and UVPn DAC. A/D Converter Structure



## A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 12-bit value. The remaining two registers are control registers which setup the operating and control function of the A/D converter.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SADOL(ADRFS=0)	D3	D2	D1	D0	_	_	_	_			
SADOL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0			
SADOH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4			
SADOH(ADRFS=1)	—	_	_	_	D11	D10	D9	D8			
SADC0	START	ADBZ	ADCEN	ADRFS	ACS3	ACS2	ACS1	ACS0			
SADC1	—	_	ADVBGEN	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0			
SWS0	—	_	VREFSW	BATVS1	BATVS0	AN10SW	OUVP0S1	OUVP0S0			
SWS1	—	_	_	_	_	AN11SW	OUVP1S1	OUVP1S0			

#### A/D Converter Register List

## A/D Converter Data Registers

As this device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

				SAD	ЮН				SADOL							
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1 0	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### A/D Data Registers

## A/D Converter Control Registers

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 and two switch control registers, SWS0 and SWS1, are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The ACS3~ACS0 bits in the SADC0 register are used to determine which input signal is selected to be converted.

The AN8, AN10 and AN11 input channel each has an integrated voltage divider circuit can be connected or disconnected using the SWS0 and SWS1 registers controlled internal analog switches.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.



## SADC0 Register

ſ	Bit	7	6	5	4	3	2	1	0			
	Name	START	ADBZ	ADCEN	ADRFS	ACS3	ACS2	ACS1	ACS0			
	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W			
	POR	0	0	0	0	0	0	0	0			
F	Bit 7	<b>START</b> : Start the A/D conversion $0 \rightarrow 1 \rightarrow 0$ : Start This bit is used to initiate an A/D conversion process. The bit is normally low but if set										
		high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset.										
H	Bit 6	<ul> <li>ADBZ: A/D converter busy flag</li> <li>0: No A/D conversion is in progress</li> <li>1: A/D conversion is in progress</li> <li>This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.</li> </ul>										
H	Bit 5	<ul> <li>ADCEN: A/D converter function enable control</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be</li> </ul>										
I	Bit 4	unchanged. ADRFS: A/D converter data format select 0: A/D converter data format → SADOH=D[11:4]; SADOL=D[3:0] 1: A/D converter data format → SADOH=D[11:8]; SADOL=D[7:0] This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section										
I	3it 3~0	ACS3~A 0000: 4 0001: 4 0010: 4 0010: 4 0010: 4 0100: 4 0101: 4 0101: 4 1000: 4 1001: 4 1001: 4 1001: 4 1001: 4 1101: 4 1110: 4	ACS0: A/D AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN7 AN8 AN9 AN10 AN11 AN12 (fron AN13 (fron AN0 AN0 AN0	n OCP0 OP n OCP1 OP	nput chann A output, C A output, C	DCP0AO) DCP1AO)						



### SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	ADVBGEN	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR		—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

1: Enable

This bit controls the A/D Converter internal 1.2V bandgap and OPA on/off. The 1.2V bandgap voltage can be amplified by 2 times via the internal OPA. Then a 2.4V reference voltage  $V_R$  can be obtained. This bit also controls the enable of the internal unit-gain buffer which drivers the OCPn, OVPn and UVPn D/A Converters. So if one of the functions above is used, this bit should be set high at first.

## Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage ADC\_V<sub>REF</sub> select

00: Internal A/D converter power, V<sub>DD</sub>

01: From external VREF pin

10: Internal V<sub>R</sub> - 2.4V OPA(Gain=2)output voltage

11: Internal A/D converter power, V<sub>DD</sub>

These two bits are used to selecte the A/D Converter reference voltage. Note that When the internal 2.4V  $V_R$  is selected as the A/D converter reference voltage, the ADVBGEN bit should be set high to turn on the 1.2V bandgap and OPA function.

## Bit 2~0 SACKS2~SACKS0: A/D conversion clock select

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

## SWS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	VREFSW	BATVS1	BATVS0	AN10SW	OUVP0S1	OUVP0S0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **VREFSW**: Internal 1k resistor switch VREFSW control

0: Switch off, VREF R resistor is not connected to VDD

1: Switch on, VREF R resistor is connected to VDD

This bit determines the on/off control for the switch between the VREF\_R resistor and the  $V_{DD}$  voltage. But only when the SAVRS[1:0] bits value is "01B", selecting the VREF pin as the A/D converter reference voltage source, and then set this VREFSW bit high, can the VREF\_R resistor be enabled. Otherwise this switch is always off.

## Bit 4 BATVS1: Internal bypass switch BATVS1 control

- 0: Switch off
- 1: Switch on

This bit controls the switch BATVS1 on/off. But only when the ACS[3:0] bits value is "1000B", selecting the AN8 as the A/D converter input signal channel, and then set this BATVS1 bit high, can the switch be on. Otherwise this switch is always off.

Bit 5 ADVBGEN: Internal 1.2V Bandgap and OPA (Gain=2) and Unit-gain Buffer enable control 0: Disable



Bit 3	<b>BATVS0</b> : Internal divider resistor switch BATVS0 control 0: Switch off 1: Switch on										
	This bit controls the switch BATVS0 on/off. But only when the ACS[3:0] bits value is "1000B", selecting the AN8 as the A/D converter input signal channel and the BATVS1 bit is "0", turning off the BATVS1 switch, and then set this BATVS0 bit high, can the switch be on. Otherwise this switch is always off.										
Bit 2	<b>AN10S</b> 0: AN 1: AN	AN10SW: Internal analog switches AN10SW_0 and AN10SW_1 control 0: AN10SW_0 on, AN10SW_1 off 1: AN10SW_0 off, AN10SW_1 on									
	This bit controls the switches AN10SW_0 and AN10SW_1 on/off. But only when the ACS[3:0] bits value is "1010B", selecting the AN10 as the A/D converter input signal channel, is this bit setup valid. Otherwise these two switches are both off.										
Bit 1	OUVP( 0: Sw 1: Sw	<b>OUVP0S1</b> : Internal bypass switch OUVP0S1 control 0: Switch off 1: Switch on									
	This bit Control this OU	controls t bits PAS1 VP0S1 bit	he switch ( [1:0] value high, can t	OUVP0S1 e is "01B", the switch	on/off. Bu selecting be on. Othe	t only wher the AN10 p erwise this	n the Pin-sha bin function, switch is alw	and Function and then set vays off.			
Bit 0	<b>OUVP(</b> 0: Sw 1: Sw	<b>)S0</b> : Intern itch off itch on	al divider r	resistor swi	itch OUVP	0S0 contro	1	-			
SWS1 Peg	This bit Control OUVP( high, ca	controls t bits PAS S1 bit is " n the swite	he switch ( 1[1:0] val 0", turning ch be on. O	OUVP0S0 ue is "01I off the OU therwise th	on/off. Bu 3", selecti JVP0S1 sw nis switch i	t only wher ng the AN vitch, and th s always of	n the Pin-sha 10 pin func nen set this C f.	red Function tion and the DUVP0S0 bit			
Bit	7	6	5	4	3	2	1	0			
Name	_	_	_	_	_	AN11SW	OUVP1S1	OUVP1S0			
R/W						R/W	R/W	R/W			
POR	_	_	_	_	_	0	0	0			
Bit 7~3	Unimpl	emented r	ead as "0"								
Bit 2	AN11S 0: AN 1: AN	W: Interna 11SW_0 o 11SW_0 o	l analog sw n, AN11SV off, AN11SV	vitches AN W_1 off W_1 on	11SW_0 at	nd AN11SV	V_1 control				
	This bit ACS[3: channel	controls t 0] bits value, is this bit	he switche ue is "1011 setup valio	s AN11SW B", selecti 1. Otherwis	/_0 and AN ng the AN se these tw	V11SW_1 of 11 as the A o switches	on/off. But on /D converter are both off.	nly when the r input signal			
Bit 1	OUVP1 0: Sw 1: Sw	IS1: Intern itch off itch on	al bypass s	witch OUV	VP1S1 con	trol					
	This bit Control this OU	controls t bits PAS0 VP1S1 bit	he switch ( [1:0] value high, can t	DUVP1S1 e is "01B", the switch	on/off. Bu selecting be on. Oth	t only wher the AN11 p erwise this	n the Pin-sha bin function, switch is alw	and function and then set vays off.			
Bit 0	OUVP1 0: Sw 1: Sw	<b>ISO</b> : Intern itch off itch on	al divider r	esistor swi	itch OUVP	1S0 contro	1				
	This bit Control OUVP1 high ca	controls t bits PAS S1 bit is " up the swite	he switch ( 0[1:0] val 0", turning	OUVP1S0 ue is "01H off the OU therwise th	on/off. Bu B", selecti JVP1S1 sw us switch i	t only wher ng the AN vitch, and the salways of	n the Pin-sha 11 pin func nen set this C	red Function tion and the DUVP1S0 bit			



## A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock  $f_{SYS}$  and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,  $t_{ADCK}$ , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

fsys	A/D Clock Period (t <sub>ADCK</sub> )										
	SACKS[2:0] = 000 (f <sub>SYS</sub> )	SACKS[2:0] = 001 (f <sub>SYS</sub> /2)	SACKS[2:0] = 010 (f <sub>SYS</sub> /4)	SACKS[2:0] = 011 (f <sub>SYS</sub> /8)	SACKS[2:0] = 100 (f <sub>SYS</sub> /16)	SACKS[2:0] = 101 (f <sub>sys</sub> /32)	SACKS[2:0] = 110 (f <sub>SYS</sub> /64)	SACKS[2:0] = 111 (fsys/128)			
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *			
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *			
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *			
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *			

#### A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to reduce power consumption when the A/D converter function is not being used.


## A/D Converter Reference Voltages

The reference voltage supply to the A/D converter can be supplied from the positive power supply pin, VDD, from an external reference source supplied on pin VREF or from the OPA 2.4V output voltage,  $V_R$ . The desired selection is made using the SAVRS[1:0] bits. When the SAVRS bit field is set to "00" or "11", the A/D converter reference voltage will come from the VDD pin. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the VREF pin. Note that between the VREF pin and the  $V_{DD}$ , there is an internal 1k resistor which can be selected to connect or disconnect the  $V_{DD}$  using the SWS0 register VREFSW bit. When the SAVRS bit field is set to "10", the reference voltage is selected from the 2.4V OPA output voltage which is obtained by inputting the 1.2V bandgap voltage to the internal OPA with a gain of 2. So when the 2.4V  $V_R$  reference voltage is required, the ADVBGEN bit should be also set to enable the OPA function and the 1.2V Bandgap. The analog input values must not be allowed to exceed the value of the selected reference voltage.

## A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding Pin-shared Function control register bit for each A/D external input pin determines whether the input pin are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are two internal analog signals derived from the Over Current Protection 0 and Over Current Protection 1 analog output signals, which can be connected to the A/D converter as the analog input signal by configuring the ACS[3:0] bits. There are 12 external signal input channels, AN0~AN11. The ACS3~ACS0 bits can determine which external channel or internal signal is selected.

If the AN8, AN10 or AN11 input channel is selected, care must be taken that because each of them has a group of internal functional switched which are controlled by the SWS0 and SWS1 register bits, so the registers must also be correctly configured to obtain the required input signal.

## **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an external input A/D conversion which is defined as  $t_{ADC}$  are necessary.

#### Maximum single A/D conversion rate=A/D clock period / 16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t<sub>ADCK</sub> clock cycles where t<sub>ADCK</sub> is equal to the A/D clock period.







## Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D by setting the ADCEN bit high in the SADC0 register.

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the ACS3~ACS0 bits.

• Step 4

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

• Step 5

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 6

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. As the A/D Converter interrupt is contained within a Multi-function interrupt, the associated multi-function interrupt enable bit, MFnE, the master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must all be set high in advance.

• Step 7

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 8

If A/D conversion is in progress, the ADBZ flag will be high. After the A/D conversion process is completed, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

If A/D Converter interrupt is enabled and the stack is not full, data can be acquired by interrupt service program. Another way to get A/D output data is to polling ADBZ flag.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



## Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

## **A/D Conversion Function**

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the A/D Converter reference voltage ADC\_ $V_{REF}$  which can be selected from  $V_{DD}$ , VREF Pin input or OPA output  $V_R$ , this gives a single bit analog input value of ADC\_ $V_{REF}$  divided by 4096.

#### 1 LSB=(ADC\_V<sub>REF</sub>) $\div$ 4096

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value × (ADC\_V<sub>REF</sub>)  $\div$  4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the ADC\_ $V_{REF}$  level.





## A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

clr	ADE	;	disable ADC interrupt
mov	a,03H		
mov	SADC1,a	;	select f <sub>sys</sub> /8 as A/D clock
set	ADCEN		
mov	a,01h	;	setup PDPS0 to configure pin ANO
mov	PDPS0,a		
mov	a,20h		
mov	SADCO,a	;	enable and connect ANO channel to A/D converter
:			
start	t_conversion:		
clr	START	;	high pulse on start bit to initiate conversion
set	START	;	reset A/D
clr	START	;	start A/D
polli	ing_EOC:		
SZ	ADBZ	;	poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp	polling_EOC	;	continue polling
mov	a,SADOL	;	read low byte conversion result value
mov	SADOL_buffer,a	;	save result to user defined register
mov	a,SADOH	;	read high byte conversion result value
mov	SADOH_buffer,a	;	save result to user defined register
:			
:			
jmp	<pre>start_conversion</pre>	;	start next A/D conversion



## Example: using the interrupt method to detect the end of conversion

clr	ADE	;	disable ADC interrupt
mov	a,03H		
mov	SADC1,a	;	select $f_{sys}/8$ as A/D clock
set	ADCEN		
mov	a,01h	;	setup PDPS0 to configure pin AN0
mov	PDPS0,a		
mov	a,20h		
mov	SADC0,a	;	enable and connect ANO channel to A/D converter
Star	t_conversion:		
clr	START	;	high pulse on START bit to initiate conversion
set	START	;	reset A/D
clr	START	;	start A/D
clr	ADF	;	clear ADC interrupt request flag
clr	MF1F	;	clear Multi-function interrupt 1 request flag
set	ADE	;	enable ADC interrupt
set	MF1E	;	enable Multi-function interrupt 1
set	EMI	;	enable global interrupt
:			
:			
; AD	C interrupt servic	е	routine
ADC_	ISR:		
mov	acc_stack,a	;	save ACC to user defined memory
mov	a,STATUS		
mov	status_stack,a	;	save STATUS to user defined memory
:			
:			
mov	a,SADOL	;	read low byte conversion result value
mov	SADOL_buffer,a	;	save result to user defined register
mov	a,SADOH	;	read high byte conversion result value
mov	SADOH_buffer,a	;	save result to user defined register
:			
:			
EXIT	_INT_ISR:		
mov	a,status_stack		
mov	STATUS,a	;	restore STATUS from user defined memory
mov	a,acc_stack	;	restore ACC from user defined memory
reti			



# High Resolution PWM Generator with Auto-adjust Control

The device contains a multi feature fully integrated PWM Generator which has complimentary outputs for maximum application flexibility.

## **Functional Description**

The High Resolution 8-bit PWM circuits include a PWM generator circuit, a delay lock loop circuit and PWM complementary outputs with dead time insertion. The device also provides the PWM duty adjusting control for high resolution PWM output.



Note: 1. "\*":means it is the internal signal name and not the Special Function Register bit. DT1SEL[5:0] and DT2SEL[5:0] are calculated and selected automatically based on the DT[4:0]. DT1CK is the PWMnH DT reference signal DT2CK is the PWMnL DT reference signal DLLCK is the H.R\_PWM reference signal
2. H.R=High Resolution

#### H.R PWM Output Block Diagram (n=0 or 1)



## High Resolution PWM Registers

The basic operation of the High Resolution PWM is controlled using several registers. A PWM period register, PWMnP, exists to store the desired 8-bit PWM period value. The PWM duty value is stored in an 8-bit PWMnD register. The PWMn function control, PWMn counter clock selection, DLL circuit and dead time duration is determined by the PWMnC register. The register DLLn is used for the DLL circuit phase selection. The DLLC register is used for the DLL circuit enable control and the losing lock protection control.

There are also some registers used for the auto adjust PWM function. The register ADJnC is to control the auto adjust function enable or disable, the PWMn duty adjust operation control and store the OUVPn comparator output status. The ADJnS register is to select the adjust steps when over voltage or under voltage condition occurs while the ADJnDT is to select the auto adjust function delay time after being triggered. The two register pairs of ADJnMAXH & ADJnMAXL and ADJnMINH & ADJnMINL are used to set the maximum and minimum duty data. The register pair of ADJnBH& ADJnBL is used to store the auto-adjust PWM buffer duty data. The remaining register of OUTPC0 is used for the PWMn output signals control.

Register				Bit				
Name	7	6	5	4	3	2	1	0
PWMnP	D7	D6	D5	D4	D3	D2	D1	D0
PWMnD	D7	D6	D5	D4	D3	D2	D1	D0
PWMnC	PWMnCK1	PWMnCK0	PWMnON	DTn4	DTn3	DTn2	DTn1	DTn0
DLLn	DLLn3	DLLn2	DLLn1	DLLn0	_	—	—	—
DLLC	DLLLKEN	DLLEN	_	_	—	—	—	DLLLKF
ADJnC	ADJnEN	ADJnV	ADJnSW		OVPnL	UVPnL	_	_
ADJnS	OVPnS3	OVPnS2	OVPnS1	OVPnS0	UVPnS3	UVPnS2	UVPnS1	UVPnS0
ADJnDT	_	_	D5	D4	D3	D2	D1	D0
ADJnMAXH	_	—	_	_	D11	D10	D9	D8
ADJnMAXL	D7	D6	D5	D4	D3	D2	D1	D0
ADJnMINH	—	—	_	_	D11	D10	D9	D8
ADJnMINL	D7	D6	D5	D4	D3	D2	D1	D0
ADJnBH	—	—	_	_	D11	D10	D9	D8
ADJnBL	D7	D6	D5	D4	D3	D2	D1	D0
OUTPC0	OUT1HS	OUT1LS	OUTOHS	OUTOLS	OUT1HN	OUT1LN	OUT0HN	OUT0LN

High Resolution PWM Generator&Auto-adjust Register List (n=0 or 1)

#### PWMnP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: 8-bit PWM period register PWM period=PWMnP[7:0] +1



#### **PWMnD Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: 8-bit PWM duty register

These registers, PWMnP and PWMnD, are used for 8-bit PWM Period and Duty control. The following should be noted during setup:

- 1. The PWMnD value should meet the condition:  $1 \le PWMnD \le (PWMnP 1)$
- 2. PWMnD (Min.)=1+DLLn[3:0]-DTn[4:0] where DLLn[3:0]=0000B, DTn[4:0]=11111B
- 3. PWMnD (Max.)=PWMnP-1+DLLn[3:0]-DTn[4:0] where DLLn [3:0]=1111B, DTn[4:0]=00000B

## **PWMnC Register**

Bit	7	6	5	4	3	2	1	0
Name	PWMnCK1	PWMnCK0	PWMnON	DTn4	DTn3	DTn2	DTn1	DTn0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PWMnCK1~PWMnCK0**: PWM counter clock source selection

00: f <sub>hirc</sub>	
01: $f_{\text{HIRC}}/2$	
10: $f_{HIRC}/4$	
11: f <sub>HIRC</sub> /8	

Bit 5~4 **PWMnON**: PWMn function control bit

- 0: Disable, PWM counter = 0
  - 1: Enable

When clearing this bit to 0, the PWMn function is disabled. The OUTnH and OUTnL status is controlled by the OUTnHS and OUTnLS bits of the OUTPC0 register.

## Bit 4~0 **DTn4~DTn0**: PWMn Dead time selection

00000: Dead time = $t_{DLL} \times 0 \sim t_{DLL} \times 1$
00001: Dead time = $t_{DLL} \times 2 \sim t_{DLL} \times 3$
00010: Dead time = $t_{DLL} \times 4 \sim t_{DLL} \times 5$
00011: Dead time = $t_{DLL} \times 6 \sim t_{DLL} \times 7$
00100: Dead time = $t_{DLL} \times 8 \sim t_{DLL} \times 9$
•••
•••
11101: Dead time = $t_{DLL} \times 58 \sim t_{DLL} \times 59$
11110: Dead time = $t_{DLL} \times 60 \sim t_{DLL} \times 61$
11111: Dead time = $t_{DLL} \times 62 \sim t_{DLL} \times 63$
Note: $t_{DLL} = 1/(f_{HIRC} \times 16)$



## DLLn Register

Bit	7	6	5	4	3	2	1	0
Name	DLLn3	DLLn2	DLLn1	DLLn0	—	—	—	_
R/W	R/W	R/W	R/W	R/W	—	_	_	_
POR	0	0	0	0	—	—	—	_

Bit 7~4 **DLLn[3:0]**: DLL phase selection

0000: H.R\_PWMn Duty Falling edge is fine-adjusted to be at the DLL phase#0 Rising edge 0001: H.R\_PWMn Duty Falling edge is fine-adjusted to be at the DLL phase#1 Rising edge 0010: H.R\_PWMn Duty Falling edge is fine-adjusted to be at the DLL phase#2 Rising edge

1110: H.R\_PWMn Duty Falling edge is fine-adjusted to be at the DLL phase#14 Rising edge 1111: H.R\_PWMn Duty Falling edge is fine-adjusted to be at the DLL phase#15 Rising edge

Bit 3~0 Unimplemented, read as "0"

#### **DLLC Register**

Bit 7

Bit 6

Bit	7	6	5	4	3	2	1	0
Name	DLLLKEN	DLLEN	—	—	—	—	_	DLLLKF
R/W	R/W	R/W	—	—	—	—	_	R/W
POR	0	0	—	_	—	—	_	0

DLLLKEN: DLL circuit Losing Lock protection function control 0: Disable 1: Enable Note: When DLLLKEN=1 and DLL function is enabled, if a losing lock condition

occurs, the DLLLKF bit is set high and the losing lock condition will be sovled by DLL automatically. While when DLLLKEN=0, the DLLLKF bit is always zero even if a losing lock condition occurs, and the DLL will not solve the condition.

**DLLEN**: DLL and Dead Time function control bit

0: DLL disabled and no dead time inserted

1: DLL enabled and the dead time inserted which is decided by DTn[4:0]

If this bit is cleared then the PWMnCK[1:0] bits can be set to 00~11 by software and the H.R\_PWMn=PWMn, no dead time is inserted. If set high, the hardware will set PWMnCK[1:0] be 00 which cannot be changed, the PWMn will be finely adjusted by the DLL and then output the High Resolution PWM output with dead time inserted.

Bit 5~1 Unimplemented, read as "0"

Bit 0 DLLLKF: DLL circuit losing lock flag

0: No losing lock condition occurs

1: Losing lock occurs

This bit can be cleared to zero by software, but can not be set high by software. Note: When DLLLKEN=1 and DLL function is enabled, if no losing lock condition occurs, the DLLLKF bit is 0, if a losing lock condition occurs, the DLLLKF bit is set high which can only be cleared by software. If DLLLKEN=0, the DLLLKF bit is always zero.



#### **ADJnDT Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D5~D0**: Auto Adjust PWMn delay time selection 000000: Delay time=PWMn Cycle×2 000001: Delay time=PWMn Cycle×4 000010: Delay time=PWMn Cycle×6

1111111: Delay time=PWMn Cycle×128

Delay time=(ADJnDT[5:0]+1) × PWMn Cycle ×2

#### **ADJnS Register**

Bit	7	6	5	4	3	2	1	0
Name	OVPnS3	OVPnS2	OVPnS1	OVPnS0	UVPnS3	UVPnS2	UVPnS1	UVPnS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~4 OVPnS[3:0]: OVPn auto adjust PWMn duty steps selection 0000: 0 step 0001: 1 step ... 1111: 15 steps Bit 3~0 UVPnS[3:0]: UVPn auto adjust PWMn duty steps selection 0000: 0 step

- 0000: 0 step 0001: 1 step
- 0001. 1 Step

1111: 15 steps

## **ADJnC Register**

Bit 6

Bit	7	6	5	4	3	2	1	0
Name	ADJnEN	ADJnV	ADJnSW	_	OVPnL	UVPnL	—	—
R/W	R/W	R/W	R/W	_	R	R	_	_
POR	0	0	0		х	х	_	_
Bit 7	ADJnE 0: Disa	N: Auto Ad	just PWM I	Outy Funct	on control			

1: Enable

- ADJnV: Auto Adjust PWMn Duty action selection
  - 0: OVPnL increase duty, UVPnL decrease duty
  - 1: OVPnL decrease duty, UVPnL increase duty
- Bit 5
   ADJnSW: PWMn Duty adjustment by S/W auto adjust control

   0: Disable, write into Buffer from PWMnD+DLLn registers by F/W

   1: Enable, write into Buffer by auto adjust system

   When the ADJnEN is cleared to zero, the auto adjust circuit is off, so this bit is always

0. When the ADJnEN bit is set high, the auto adjust circuit is on. Then if the OVPnL or UVPnL is 1, this bit will be set to 1 automatically to trigger the auto adjust system to control the duty. When the auto duty adjustment is completed and if want to set the PWMn duty by F/W, then it needs to switch the ADJnSW bit from 1 to 0. Note that only when the OVPnL and UVPnL bits are equal to 0, can the bit be change from 1 to 0 successfully.

Bit 4 Unimplemented, read as "0"



Bit 3	<b>OVPnL</b> : OVPn Comparator Output Status
	0: Output low (no over voltage occurs)
	1: Output high (over voltage occurs)

- Bit 2 UVPnL: UVPn Comparator Output Status 0: Output low (no under voltage occurs) 1: Output high(over voltage occurs)
- Bit 1~0 Unimplemented, read as "0"

## ADJnMAXH & ADJnMAXL Registers

Register				ADJ	nMAX	H			ADJnMAXL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	—	—	—	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0	0	0	0	0	0	0	0	0

"—": Unimplemented, read as "0"

D11~D8: Auto adjust PWMn Maximum duty high byte

D7~D0: Auto adjust PWMn Maximum duty low byte

D11~D4 is corresponding to the PWMnD [7:0], D3~D0 is corresponding to the DLLn[3:0] bits

#### ADJnMINH & ADJnMINL Registers

Register				ADJ	nMIN	н			ADJnMINL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	—	—	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	—	—	—	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	_	—	0	0	0	0	0	0	0	0	0	0	0	0

"—": Unimplemented, read as "0"

D11~D8: Auto adjust PWMn Minimum duty high byte

**D7~D0**: Auto adjust PWMn Minimum duty low byte

D11~D4 is corresponding to the PWMnD [7:0], D3~D0 is corresponding to the DLLn[3:0] bits

## ADJnBH & ADJnBL Registers

Register				AD	JnBH							ADJ	nBL			
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	—	—	—	_	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	—	—	_	_	R	R	R	R	R	R	R	R	R	R	R	R
POR	_	—	_		0	0	0	0	0	0	0	0	0	0	0	0

"—": Unimplemented, read as "0"

D11~D8: Auto adjust PWMn Buffer duty high byte

D7~D0: Auto adjust PWMn Buffer duty low byte

D11~D4 is corresponding to the PWMnD [7:0], D3~D0 is corresponding to the DLLn[3:0] bits

#### **OUTPC0** Register

Bit	7	6	5	4	3	2	1	0
Name	OUT1HS	OUT1LS	OUT0HS	OUTOLS	OUT1HN	OUT1LN	OUT0HN	OUT0LN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **OUT1HS**: OUT1H Status when an OCP/OUVP occurs or when the PWM is disabled 0: Output 0

- 1: Output1
- Bit 6 **OUT1LS**: OUT1L Status when an OCP/OUVP occurs or when the PWM is disabled 0: Output 0
  - 1: Output1



Bit 5	OUTOHS: OUTOH Status when an OCP/OUVP occurs or when the PWM is disabled 0: Output 0
Bit 4	<b>OUT0LS</b> : OUT0L Status when an OCP/OUVP occurs or when the PWM is disabled
	0: Output 0
	1: Output1
Bit 3	OUT1HN: OUT1H signal inverting control
	0: Non-inverted
	1: Inverted
Bit 2	<b>OUT1LN</b> : OUT1L signal inverting control
	0: Non-inverted
	1: Inverted
Bit 1	<b>OUT0HN</b> : OUT0H signal inverting control
	0: Non-inverted
	1: Inverted
Bit 0	<b>OUT0LN</b> : OUT0L signal inverting control
	0: Non-inverted
	1. Inverted

## **PWM Generator**

The PWM signal generator is driven by the HIRC clock and can generate PWMn signal, with a variable duty and period cycles by configuring the 8-bit PWMnP and PWMnD registers. The PWMn signal period is dependent upon the PWMn counter clock source which is set by the PWMnCK[1:0] bits in the PWMnC register and determined by the PWMnP register. The PWMn signal duty is determined by the PWMD register content.



After the DLLn, DTn[4:0], PWMnD and PWMnP register values are changed by software, then the new data will be updated by the F/W when the PWMn Counter is cleared to zero.

#### **Delay Lock Loop**

DLL is an abbreviation for Delay Lock Loop. The DLL can generate 16 phase outputs within one HIRC clock period. The 16 phase outputs are used to fine tune the PWMn signal output. The PWMn clock is  $f_{\rm HIRC}$ , which means that the PWMn output duty resolution is 1/  $f_{\rm HIRC}$ . The PWMn signal passes through the DLLn phase selection and PWMn control which is set by the DLLn[3:0] bits in the DLLn register circuit to output a fine-tuned PWMn signal, H.R\_PWMn with the PWMn duty resolution increased by 4 bits.



## Losing Lock Protection

The device also provides the Losing lock protection circuit which can be enabled by the DLLLKEN bit.

If the MCU is disturbed, a losing lock error that the phase time generated by the DLL is 1.5 times of the normal phase time may occur. If the DLLLKEN bit is high, the losing lock circuit is enabled and then the phase time will return normal in 30µs. Additionally the flag bit DLLLKF which is 0 in normal operation will be set high to notify users that a losing lock error occurred. If the DLLLKEN bit is not set high, the Losing lock protection circuit is off. So after a losing lock condition occurs, the DLL phase time cannot return normal automatically and the DLLLKF flag is always 0.





## Auto-adjust Circuit

In order to increase the DC-DC response speed, the device provides an auto-adjust circuit together with the PWM generator. The following summarises the steps to implement the auto adjust function.

Step 1. Clear the ADJnEN bit to zero to turn off the auto-adjust circuit for initialization:

- Set the Maximum/Minimum Duty by programming the12-bit ADJnMAXH &ADJnMAXL and ADJnMINH &ADJnMINL registers. Note: 1<Min<(PWMnD+DLLn)<MAX
- Configure the 6-bit ADJnDT register to set the delay time after every trigger.
- Set the ADJnV bit in the ADJnC register to select the duty adjust action (increase or decrease).
- Select the duty adjusting step (0~15) when OUVPn occurs by setting the ADJnS register.
- Set the OVPn and UVPn limited Voltage. Note: UVPn<Target Voltage<OVPn
- Step 2. PWMn Start:
  - PWMn initialization, including PWMnP and (PWMnD+DLLn) initialization
  - Set the PWMnON bit high to enable the PWMn generator.
  - Adjust the Duty after reading the OUVPn output, make sure the output voltage equal to the target voltage.
- Step 3. Set the ADJnEN bit high to enable the auto-adjust circuit, then the OVPnL/UVPnL level can trigger the auto adjustment function.
- Step 4. If an UVPn interrupt occurs, based on the UVPn and OCP comparator output, the firmware gives a delay time to determine the under-voltage condition is caused by increasing load instantaneously or by an external devices short circuit.
- Step 5. If an OVPn interrupt occurs, based on the OVPn comparator output, the firmware gives a delay time to determine the over-voltage condition is caused by decreasing load instantaneously or by an error on the feedback circuit.

## **Dead-Time Insert**

The device provides a complementary output pair of signals which can be used as a PWMn driver signal. The signal is sourced from the High Resolution PWM output signal, 8-bit PWMn with DLL circuit. PWM output is an active high signal. By using the DLLnEN bit, the dead time generator will be enabled and a dead time, which is programmable using the DTn[4:0] bits in the PWMnC register, will be inserted to prevent excessive DC currents. The dead time will be inserted whenever the rising edge of the dead time generator input signal occurs.





Note: C and D are the complementary PWMn control with dead time circuitry's output signals.



## Protection and Inverting Control

Although a dead time has been inserted into the H.R\_PWM complementary pair signals to prevent excessive DC current, these two signals may also be in an inactive state resulting from some unpredictable reasons, such as malfunctions or electrical noise. The device provides a protection function to force the two signals to output inverting signals when the PWMnH or PWMnL signal is in an inactive state. The inverting control circuitry determines whether the signals are inverted or not using corresponding inverting control bit, OUTnHN or OUTnLN bit, in the OUTPC0 register.



The device also includes over current protection, over voltage protection and under voltage protection functions for the PWMn output signals which are described in the OCPn OCPPC register and OUVPn section OUVPnPC register. The PWM output OUT0H/OUT0L, OUT1H/OUT1L can be forced as inactive state controlled by OUT0HS/OUT0LS, OUT1HS/OUT1LS bits in the OUTPC0 register for either OCPn, OVPn or UVPn occurs. The OCPn/OVPn/UVPn also generates interrupt to inform MCU. Once OCPn/OVPn/UVPn disappears, the OUT0H/OUT0L, OUT1H/OUT1L will recover to send PWM output. Details about the current and voltage protection functions refer to the "Over Current Protection" and "Over/Under Voltage Protection" chapters.

## **Programming Considerations**

The following steps show the read and write procedures:

- Writing Data to DLLn/PWMnD
  - Step 1. Write data to DLLn
    - Note that here data is only written to the 4-bit buffer.
  - Step 2. Write data to PWMnD
    - Here data is written directly to PWMnD register and simultaneously data is latched from the 4-bit buffer to the DLLn register.
- Reading Data from DLLn/PWMnD
  - Step 1. Read data from PWMnD
    - Here data is read directly from the PWMnD register and simultaneously data is latched from the DLLn register into the 4-bit buffer.
  - Step 2. Read data from DLLn
    - This step reads data from the 4-bit buffer.



# **Over Current Protection**

The device includes the over current protection function which provides a protection mechanism for applications. To prevent the battery charge or load current from exceeding a specific level, the current on the OCPn pin is converted to a relevant voltage level according to the current value using the OCPn operational amplifier. It is then compared with a reference voltage generated by an 8-bit D/A converter. When an over current event occurs, an OCPn interrupt will be generated if the corresponding interrupt control is enabled.



Note: V<sub>RO</sub> is from the A/D Converter Unit gain buffer output and the OCPnAO can be selected as the A/D Converter input signals.

Over Current Protection Circuit (n=0 or 1)

## **Over Current Protection Operation**

The illustrated OCPn circuit is used to prevent the input current from exceeding a reference level. The current on the OCPn pin is converted to a voltage and then amplified by the OCPn operational amplifier with a programmable gain from 1 to 50 selected by the Gn2~Gn0 bits in the OCPnC1 register. This is known as a Programmable Gain Amplifier or PGA. This PGA can also be configured to operate in the non-inverting, inverting or input offset calibration mode determined by the OCPnEN1 and OCPnEN0 bits in the OCPnC0 register. After the current is converted and amplified to a specific voltage level, it will be compared with a reference voltage provided by an 8-bit DAC. The 8-bit DAC power can be V<sub>DD</sub>, V<sub>RO</sub> or V<sub>REF</sub>, selected by the OCPnVRS[1:0] bits in the OCPnC0 register. The comparator output, OCPnCOUT, will first be filtered with a certain de-bounce time period selected by the OCPnDEB2~OCPnDEB0 bits in the OCPnC1 register. Then a filtered OCPn digital comparator output, OCPnO, is obtained to indicate whether an over current condition occurs or not. The OCPnO bit will be set to 1 if an over current condition occurs. Otherwise, the OCPnO bit is zero. Once an over current event occurs, i.e., the converted voltage of the OCPn input current interrupt control bit is enabled.

The device provides over current protection control of the PWM output signals OUT0H/OUT0L, OUT1H/OUT1L which can be enabled by the corresponding OCPPC register bits. If the protection control is enabled, these signal status is controlled by the OUT0HS/OUT0LS, OUT1HS/OUT1LS bits in the OUTPC0 register when an over current protection condition occurs. The OCPn also generates an interrupt to inform the MCU. Once the over current condition is resolved the OUT0H/OUT0L, OUT1H/OUT1L outputs will recover and continue to generate PWM signals.

Details about the OUTnH and OUTnL signal polarity and output control when OCPn occurs is described in the OCPPC register description.



## **Over Current Protection Control Registers**

Overall operation of the over current protection is controlled using several registers. One register is used to provide the reference voltages for the over current protection circuit. There are two registers used to cancel out the operational amplifier and comparator input offset. The two control registers are to control the OCPn function, D/A converter reference voltage select, PGA gain select, comparator de-bounce time together with the hysteresis function. The remaining register of OCPPC is used to control the whether the PWMn output signals OUT0H/OUT0L, OUT1H/OUT1L is forced into an inactive state when an OCPn condition occurs.

Register				В	it			
Name	7	6	5	4	3	2	1	0
OCPnC0	OCPnEN1	OCPnEN0	OCPnVRS1	OCPnVRS0	OCPnCHY	_	—	OCPnO
OCPnC1	_	_	Gn2	Gn1	Gn0	OCPnDEB2	OCPnDEB1	OCPnDEB0
OCPnDA	D7	D6	D5	D4	D3	D2	D1	D0
OCPnOCAL	OCPnOOFM	OCPnORSP	OCPnOOF5	OCPnOOF4	OCPnOOF3	OCPnOOF2	OCPnOOF1	OCPnOOF0
OCPnCCAL	OCPnCOUT	OCPnCOFM	OCPnCRSP	OCPnCOF4	OCPnCOF3	OCPnCOF2	OCPnCOF1	OCPnCOF0
OCPPC	OCP11LEN	OCP11HEN	OCP10LEN	OCP10HEN	OCP01LEN	OCP01HEN	OCP00LEN	OCP00HEN

#### OCPn Register List (n=0 or 1)

## OCPnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	OCPnEN1	OCPnEN0	OCPnVRS1	OCPnVRS0	OCPnCHY	—	—	OCPnO
R/W	R/W	R/W	R/W	R/W	R/W	_	_	R
POR	0	0	0	0	0	—	—	0

Bit 7~6 **OCPnEN[1:0]**: OCPn function operating mode selection

00: OCPn function is disabled, S1and S3 on, S0 and S2 off

- 01: Non-inverting mode, S0 and S3 on, S1 and S2 off
- 10: Inverting mode, S1 and S2 on, S0 and S3 off
- 11: Calibration mode, S1 and S3 on, S0 and S2 off
- Bit 5~4 OCPnVRS[1:0]: OCPn DAC reference voltage selection
  - 00: From  $V_{DD}$
  - 01: From external VREF pin
  - 10: From internal V<sub>RO</sub>
  - 11: From  $V_{\text{DD}}$

Note: when setting these bits to "10" to select the  $V_{RO}$  as the OCPn DAC reference voltage, care must be taken that as the  $V_{RO}$  signal is from the Unit gain buffer output, so the Unit gain buffer must first be enabled by setting the ADVBGEN bit high.

- Bit 3
   OCPnCHY: OCPn Comparator hysteresis function control

   0: Disable
   1: Enable

   Bit 2~1
   Unimplemented, read as "0"

   Bit 0
   OCPnO: OCPn digital output bit

   0: No over current condition occurs in the monitored source current
  - 1: Over current condition occurs in the monitored source current



## **OCPnC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	_	—	Gn2	Gn1	Gn0	OCPnDEB2	OCPnDEB1	OCPnDEB0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 **Gn[2:0]**: R2/R1 ratio selection

000: Unity gain buffer (non-inverting mode) or R2/R1=1(inverting mode) 001: R2/R1=5 010: R2/R1=10 011: R2/R1=15 100: R2/R1=20

- 101: R2/R1=30
- 110: R2/R1=40 111: R2/R1=50

These bits are used to select the R2/R1 ratio to obtain various gain values for inverting and non-inverting mode. The calculating formula of the OCPn PGA gain for the inverting and non-inverting mode is described in the "Input Voltage Range" section.

#### Bit 2~0 **OCPnDEB[2:0]**: OCPn output filter debounce time selection

000: Bypass, without debounce 001:  $(1\sim2) \times t_{DEB}$ 010:  $(3\sim4) \times t_{DEB}$ 011:  $(7\sim8) \times t_{DEB}$ 100:  $(15\sim16) \times t_{DEB}$ 101:  $(31\sim32) \times t_{DEB}$ 110:  $(63\sim64) \times t_{DEB}$ 111:  $(127\sim128) \times t_{DEB}$ Note:  $t_{DEB}=1/f_{SYS}$ 

#### **OCPnDA Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: OCPn DAC output voltage control bits OCP DAC Output=(DAC reference voltage/256) × D[7:0]

## **OCPnOCAL** Register

Bit	7	6	5	4	3	2	1	0
Name	OCPnOOFM	OCPnORSP	OCPnOOF5	OCPnOOF4	OCPnOOF3	OCPnOOF2	OCPnOOF1	OCPnOOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 **OCPnOOFM**: OCPn Operational Amplifier normal operation or input offset voltage cancellation mode selection

0: Normal operation, input offset calibration disabled

1: Input Offset Calibration Mode

This bit is used to control the OCPn operational amplifier input offset Calibration function. The OCPnEN1 and OCPnEN0 bits must first be set to "11" and then the OCPnOOFM bit must be set to 1 followed by the OCPnCOFM bit being cleared to 0, then the operational amplifier input offset Calibration mode will be enabled. Refer to the "Operational Amplifier Input Offset Calibration" section for the detailed offset Calibration procedures.



- Bit 6 OCPnORSP: OCPn Operational Amplifier Input Offset Voltage Calibration Reference selection
  - 0: Select negative input as the reference input
  - 1: Select positive input as the reference input
- Bit 5~0 **OCPnOOF[5:0]**: OCPn Operational Amplifier Input Offset Voltage Calibration value This 6-bit field is used to perform the operational amplifier input offset calibration operation and the value for the OCPn operational amplifier input offset calibration can be restored into this bit field. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

## **OCPnCCAL Register**

Bit	7	6	5	4	3	2	1	0
Name	OCPnCOUT	OCPnCOFM	OCPnCRSP	OCPnCOF4	OCPnCOF3	OCPnCOF2	OCPnCOF1	OCPnCOF0
R/W	R	R/W						
POR	0	0	0	1	0	0	0	0

Bit 7 OCPnCOUT: OCP Comparator Output bit, positive logic (read only)

0: Positive input voltage < Negative input voltage

1: Positive input voltage > Negative input voltage

This bit is used to indicate whether the positive input voltage is greater than the negative input voltage when the OCPn operates in the input offset Calibration mode. If the OCPnCOUT is set to 1, the positive input voltage is greater than the negative input voltage. Otherwise, the positive input voltage is less than the negative input voltage.

Bit 6 **OCPnCOFM**: OCPn Comparator normal operation or input offset calibration mode selection 0: Normal operation, input offset calibration mode disabled

1: Input Offset Calibration Mode Enabled

This bit is used to control the OCPn comparator input offset Calibration function. The OCPnEN1 and OCPnEN0 bits must first be set to "11" and then the OCPnCOFM bit must be set to 1 followed by the OCPnOOFM bit being cleared to 0, then the comparator input offset calibration mode will be enabled. Refer to the "Comparator Input Offset Calibration" section for the detailed offset calibration procedures.

- Bit 5 **OCPnCRSP**: OCPn Comparator Input Offset Calibration Reference Input selection 0: Select negative input as the reference input 1: Select positive input as the reference input
- Bit 4~0 **OCPnCOF4~OCPnCOF0**: OCPn Comparator Input Offset Calibration value This 5-bit field is used to perform the comparator input offset calibration operation and the value for the OCPn comparator input offset calibration can be restored into this bit field. More detailed information is described in the "Comparator Input Offset Calibration" section.

#### **OCPPC Register**

Bit	7	6	5	4	3	2	1	0
Name	OCP11LEN	OCP11HEN	OCP10LEN	OCP10HEN	OCP01LEN	OCP01HEN	OCP00LEN	OCP00HEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

**OCP11LEN:** OUT1L Over Current Protection 1 Enable control

Bit 7

1: Enable

This bit is used to control the OUT1L signal output when an over current 1 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1L output will not be affected when OCP1 occurs. If set this bit high, the function is enabled. This means when an OCP1 condition occurs the OUT1L status is controlled by the OUT1LS bit in the OUTPC0 register.

<sup>0:</sup> Disable



Bit 6	OCP11HEN: OUT1H Over Current Protection 1 Enable control 0: Disable 1: Enable
	This bit is used to control the OUTIH signal output when an over current 1 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1H output will not be affected when OCP1 occurs. If set this bit high, the function is enabled. This means when an OCP1 condition occurs the OUT1H status is controlled by the OUT1HS bit in the OUTPC0 register.
Bit 5	<b>OCP10LEN</b> : OUT0L Over Current Protection 1 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT0L signal output when an over current 1 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0L output will not be affected when OCP1 occurs. If set this bit high, the function is enabled. This means when an OCP1 condition occurs the OUT0L status is controlled by the OUT0LS bit in the OUTPC0 register.
Bit 4	<b>OCP10HEN</b> : OUT0H Over Current Protection 1 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT0H signal output when an over current 1 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0H output will not be affected when OCP1 occurs. If set this bit high, the function is enabled. This means when an OCP1 condition occurs the OUT0H status is controlled by the OUT0HS bit in the OUTPC0 register
Bit 3	OCP01LEN: OUT1L Over Current Protection 0 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT1L signal output when an over current 0 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1L output will not be affected when OCP0 occurs. If set this bit high, the function is enabled. This means when an OCP0 condition occurs the OUT1L status is controlled by the OUT1L status of the OUT1L stat
Bit 2	OCP01HES bit in the OUTPC0 register. OCP01HEN: OUT1H Over Current Protection 0 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT1H signal output when an over current 0 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1H output will not be affected when OCP0 occurs. If set this bit high, the function is enabled. This means when an OCP0 condition occurs the OUT1H status is controlled by the OUT1HS bit in the OUTPC0 register.
Bit 1	OCP00LEN: OUT0L Over Current Protection 0 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT0L signal output when an over current 0 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0L output will not be affected when OCP0 occurs. If set this bit high, the function is enabled. This means when an OCP0 condition occurs the OUT0L status is controlled by the OUT0LS bit in the OUTPC0 register.
Bit 0	OCP00HEN: OUT0H Over Current Protection 0 Enable control 0: Disable 1: Enable
	This bit is used to control the OUT0H signal output when an over current 0 condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0H output will not be affected when OCP0 occurs. If set this bit high, the function is enabled. This means when an OCP0 condition occurs the OUT0H status is controlled by the OUT0HS bit in the OUTPC0 register.



## Input Voltage Range

Together with different PGA operating modes, the input voltage on the OCPn pin can be positive or negative for flexible operation. The PGA output for the positive or negative input voltage is calculated based on different formulas and described by the following.

• For input voltages  $V_{IN} > 0$ , the PGA operates in the non-inverting mode and the PGA output is obtained using the formula below:

$$\mathbf{V}_{\rm OUT} = (1 + \frac{\mathbf{R}_2}{\mathbf{R}_1}) \times \mathbf{V}_{\rm IN}$$

• When the PGA operates in the non-inverting mode by setting the OCPnEN[1:0] to "01" with unity gain select by setting the Gn[2:0] to "000", the PGA will act as a unit-gain buffer whose output is equal to V<sub>IN</sub>.

$$V_{OUT} = V_{IN}$$

• For input voltages  $0 > V_{IN} > 0.2V$ , the PGA operates in the inverting mode and the PGA output is obtained using the formula below. Note that if the input voltage is negative, it cannot be lower than -0.2V which will result in current leakage.

$$V_{OUT} = -\frac{R_2}{R_1} \times V_{IN}$$

## OCPn OPA and Comparator Offset Calibration

The OCPn circuit has four operating modes controlled by OCPnEN[1:0], one of them is calibration mode. In calibration mode, Operational amplifier and comparator offset can be calibrated.

#### **Operational Amplifier Input Offset Calibration**

- Step 1. Set OCPnEN[1:0]=11, OCPnOOFM=1 and OCPnCOFM=0, the OCPn will operate in the operational amplifier input offset Calibration mode.
- Step 2. Set OCPnOOF[5:0]=000000 and then read the OCPnCOUT bit.
- Step 3. Increase the OCPnOOF[5:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 3 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnOOF value as  $V_{00S1}$  and then go to Step 4.

- Step 4. Set OCPnOOF[5:0]=111111 and read the OCPnCOUT bit.
- Step 5. Decrease the OCPnOOF[5:0] value by 1 and then read the OCPnCOUT bit.

If the OCPnCOUT bit state has not changed, then repeat Step 5 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnOOF value as  $V_{\rm OOS2}$  and then go to Step 6.

Step 6. Restore the operational amplifier input offset calibration value V<sub>OOS</sub> into the OCPnOOF[5:0] bit field. The offset Calibration procedure is now finished.

Where 
$$V_{OOS} = \frac{V_{OOS1} + V_{OOS2}}{2}$$



## **Comparator Input Offset Calibration**

- Step 1. Set OCPnEN[1:0]=11, OCPnCOFM=1 and OCPnOOFM=0, the OCPn is now in the comparator input offset calibration mode. S4 is on (S4 is used for calibration mode, in normal mode operation, it is off).
- Step 2. Set OCPnCOF[4:0]=00000 and read the OCPnCOUT bit.
- Step 3. Increase the OCPnCOF[4:0] value by 1 and then read the OCPnCOUT bit. If the OCPnCOUT bit state has not changed, then repeat Step 3 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnCOF value as  $V_{\rm COS1}$  and then go to Step 4.

- Step 4. Set OCPnCOF[4:0]=11111 and then read the OCPnCOUT bit.
- Step 5. Decrease the OCPnCOF[4:0] value by 1 and then read the OCPnCOUT bit. If the OCPnCOUT bit state has not changed, then repeat Step 5 until the OCPnCOUT bit state has changed.

If the OCPnCOUT bit state has changed, record the OCPnCOF value as  $V_{\rm COS2}$  and then go to Step 6.

Step 6. Restore the comparator input offset calibration value  $V_{COS}$  into the OCPnCOF[4:0] bit field. The offset Calibration procedure is now finished.

Where  $V_{COS} = \frac{V_{COS1} + V_{COS2}}{2}$ 



# **Over/Under Voltage Protection**

The device includes the internal over/under voltage protection (OUVP) function which can be used for the application of battery charge/discharge.

## **OUVP Circuit Operation**

The OUVP circuit is built-in with the Over Voltage Protection (OVPn) and the Under Voltage Protection (UVPn) functions.



Note: V<sub>RO</sub> is from the A/D Converter Unit gain buffer



#### **Over Voltage Protection Function**

To prevent the output voltage from exceeding the specific voltage level, the OVPn input voltage is compared with a reference voltage generated by an 8-bit D/A converter. The 8-bit DAC reference input signal range can come from  $V_{DD}$ ,  $V_{RO}$ , or external VREF pin which is selected by the OVPnVRS[1:0] bits. Once the OVPn input voltage is greater than the reference voltage, the OVPnO will change from "0" to "1". The OVPnINT is the de-bounce version of OVPnO and used to indicate that the source voltage coming from OUVPn input is over the specification or not. OVPnO is defined as OVPn output and OVPnINT is OVPn interrupt trigger. The comparator of the OVPn also has a hysteresis function controlled by OVPnCHY bit.

#### **Under Voltage Protection Function**

To prevent the output voltage from being less than the specific voltage, the UVPn input voltage is compared with a reference voltage generated by an 8-bit D/A converter. The 8-bit DAC reference input signal range can come from  $V_{DD}$ ,  $V_{RO}$ , or external VREF pin which is selected by the UVPnVRS[1:0] bits. Once the UVPn input voltage is lower than the reference voltage, the UVPnO will change from "0" to "1". The UVPnINT is the de-bounce version of UVPnO and used to indicate that the source voltage coming from the OUVPn input is under the specification or not. UVPnO is defined as UVPn output and UVPnINT is UVPn interrupt trigger. The comparator of the UVPn also has a hysteresis function controlled by UVPnCHY bit.

The device provides over and under voltage protection control of the PWM output signals OUT0H/OUT0L, OUT1H/OUT1L which can be enabled by the corresponding OUVPnPC register bits. If the protection control is enabled, these signal status is controlled by the OUT0HS/OUT0LS, OUT1HS/OUT1LS bits in the OUTPC0 register for an over voltage or under voltage condition occurs. The OVPn/UVPn also generates interrupt to inform MCU. Once the OVPn/UVPn condition disappears, the OUT0H/OUT0L, OUT1H/ OUT1L outputs will continue to generate PWM signals.

Details about the OUTnH and OUTnL signal polarity and output control when OVPn or UVPn occurs is described in the OUVPnPC register description.



## **OUVPn Register Description**

The overall operation of the voltage protection and under voltage protection is controlled using several registers.

Register				В	it			
Name	7	6	5	4	3	2	1	0
OVPnDA	D7	D6	D5	D4	D3	D2	D1	D0
UVPnDA	D7	D6	D5	D4	D3	D2	D1	D0
OUVPnC0	—	—	OVPnEN	OVPnCHY	OVPnVRS1	OVPnVRS0	OVPnDEB1	OVPnDEB0
OUVPnC1	—	_	UVPnEN	UVPnCHY	UVPnVRS1	UVPnVRS0	UVPnDEB1	UVPnDEB0
OUVPnC2	OVPnO	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
OUVPnC3	UVPnO	UVPnCOFM	UVPnCRS	UVPnCOF4	UVPnCOF3	UVPnCOF2	UVPnCOF1	UVPnCOF0
OUVPnPC	UVPn1LEN	UVPn1HEN	UVPn0LEN	UVPn0HEN	OVPn1LEN	OVPn1HEN	OVPn0LEN	OVPn0HEN

## OUVP Register List (n=0 or 1)

#### **OVPnDA Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D[7:0]**: Data bits for OVPn DAC output control

OVPn DAC Output=(OVPn DAC reference voltage) × (OVPnDA[7:0])/256

## **UVPnDA Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D[7:0]**: Data bits for UVPn DAC output control UVPn DAC Output=(UVPn DAC reference voltage) × (UVPnDA[7:0])/256

#### **OUVPnC0** Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	OVPnEN	OVPnCHY	OVPnVRS1	OVPnVRS0	OVPnDEB1	OVPnDEB0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 **OVPnEN**: Over Voltage Protection n function Enable control

0: Disable

1: Enable

If the OVPnEN bit is cleared to 0, the over voltage protection n function is disabled and no power will be consumed. This results in the comparator and D/A converter of OVPn all being switched off.

Bit 4

#### 4 **OVPnCHY**: Over Voltage Protection n Comparator Hysteresis Enable control

0: Disable 1: Enable



Bit 3~2 **OVPnVRS[1:0]**: OVPn DAC reference voltage selection

```
00: From V<sub>DD</sub>
```

- 01: From external VREF pin
- 10: From internal V<sub>RO</sub>
- 11: From  $V_{\text{DD}}$

Note: when seting these bits to "10" to select the  $V_{RO}$  as the OVPn DAC reference voltage, care must be taken that as the  $V_{RO}$  signal is from the Unit gain buffer output, so the Unit gain buffer must first be enabled by setting the ADVBGEN bit high.

Bit 1~0 **OVPnDEB[1:0**]: Over Voltage Protection n comparator debounce time selection

00: No debounce 01: (7~8) × 1/f<sub>SYS</sub> 10: (15~16) × 1/f<sub>SYS</sub> 11: (31~32) × 1/f<sub>SYS</sub>

## **OUVPnC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	_	—	UVPnEN	UVPnCHY	UVPnVRS1	UVPnVRS0	UVPnDEB1	UVPnDEB0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—		0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 UVPnEN: Under Voltage Protection n function Enable control

- 0: Disable
- 1: Enable

If the UVPnEN bit is cleared to 0, the under voltage protection n function is disabled and no power will be consumed. This results in the comparator and D/A converter of UVPn all being switched off.

- Bit 4 UVPnCHY: Under Voltage Protection n Comparator Hysteresis Enable control 0: Disable
  - 1: Enable
- Bit 3~2 UVPnVRS[1:0]: UVPn DAC reference voltage selection
  - 00: From V<sub>DD</sub>
  - 01: From external VREF pin
  - 10: From internal  $V_{RO}$
  - 11: From  $V_{DD}$

Note: when setting these bits to "10" to select the  $V_{RO}$  as the UVPn DAC reference voltage, care must be taken that as the  $V_{RO}$  signal is from the Unit gain buffer output, so the Unit gain buffer must first be enabled by setting the ADVBGEN bit high.

Bit 1~0 UVPnDEB[1:0]: Under Voltage Protection n comparator debounce time selection

- 00: No debounce
- 01:  $(7 \sim 8) \times 1/f_{SYS}$
- 10:  $(15 \sim 16) \times 1/f_{SYS}$ 11:  $(31 \sim 32) \times 1/f_{SYS}$



## **OUVPnC2** Register

Bit	7	6	5	4	3	2	1	0
Name	OVPnO	OVPnCOFM	OVPnCRS	OVPnCOF4	OVPnCOF3	OVPnCOF2	OVPnCOF1	OVPnCOF0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0

Bit 7 OVPnO: OVPn comparator output bit

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6 OVPnCOFM: OVPn comparator normal operation or input offset voltage cancellation mode selection bit

0: Normal operation

1: Input offset voltage calibration mode

#### Bit 5 OVPnCRS: OVPn comparator input offset voltage calibration reference selection bit 0: Input reference voltage comes from negative input

1: Input reference voltage comes from positive input

This bit is used to select that the reference input voltage comes from the OVPn D/A converter or external input. Note that this bit is only available when the OVPn comparator input offset voltage calibration mode is selected by setting the OVPnCOFM bit to 1.

Bit 4~0 OVPnCOF[4:0]: OVPn comparator input offset voltage calibration control bits

## **OUVPnC3 Register**

Bit	7	6	5	4	3	2	1	0
Name	UVPnO	UVPnCOFM	UVPnCRS	UVPnCOF4	UVPnCOF3	UVPnCOF2	UVPnCOF1	UVPnCOF0
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	1	0	0	0	0
Bit 7 UVPnO: LIVPn comparator output bit								

**U**: UVPn comparator output bit

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6 UVPnCOFM: UVPn comparator normal operation or input offset voltage cancellation mode selection bit

0: Normal operation

1: Input offset voltage calibration mode

Bit 5 UVPnCRS: UVPn comparator input offset voltage calibration reference selection bit

0: Input reference voltage comes from negative input 1: Input reference voltage comes from positive input

This bit is used to select that the reference input voltage comes from the UVPn D/A converter or external input. Note that this bit is only available when the UVPn comparator input offset voltage calibration mode is selected by setting the UVPnCOFM bit to 1.

Bit 4~0 UVPnCOF[4:0]: UVPn comparator input offset voltage calibration control bits



#### **OUVPnPC Register**

Bit 5

Bit 4

Bit 2

Bit	7	6	5	4	3	2	1	0
Name	UVPn1LEN	UVPn1HEN	UVPn0LEN	UVPn0HEN	OVPn1LEN	OVPn1HEN	OVPn0LEN	OVPn0HEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 UVPn1LEN: OUT1L Under Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT1L signal output when the under voltage protection condition occurs. If this bit is cleared to 0 the function is disabled. This means the OUT1L output will not be affected when UVPn occurs. If set this bit high, the function is enabled. This means when an UVPn condition occurs the OUT1L status is controlled by the OUT1LS bit in the OUTPC0 register.

#### Bit 6 UVPn1HEN: OUT1H Under Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT1H signal output when the under voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1H output will not be affected when UVPn occurs. If set this bit high, the function is enabled. This means when an UVPn condition occurs the OUT1H status is controlled by the OUT1HS bit in the OUTPC0 register.

#### UVPn0LEN: OUT0L Under Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT0L signal output when the under voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0L output will not be affected when UVPn occurs. If set this bit high, the function is enabled. This means when an UVPn condition occurs the OUT0L status is controlled by the OUT0LS bit in the OUTPC0 register.

#### UVPn0HEN: OUT0H Under Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT0H signal output when the under voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0H output will not be affected when UVPn occurs. If set this bit high, the function is enabled. This means when an UVPn condition occurs the OUT0H status is controlled by the OUT0HS bit in the OUTPC0 register.

Bit 3 OVPn1LEN: OUT1L Over Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT1L signal output when the over voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1L output will not be affected when OVPn occurs. If set this bit high, the function is enabled. This means when an OVPn condition occurs the OUT1L status is controlled by the OUT1LS bit in the OUTPC0 register.

#### **OVPn1HEN**: OUT1H Over Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT1H signal output when the over voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT1H output will not be affected when OVPn occurs. If set this bit high, the function is enabled. This means when an OVPn condition occurs the OUT1H status is controlled by the OUT1HS bit in the OUTPC0 register.

Bit 0



#### Bit 1 **OVPn0LEN**: OUT0L Over Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT0L signal output when the over voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0L output will not be affected when OVPn occurs. If set this bit high, the function is enabled. This means when an OVPn condition occurs the OUT0L status is controlled by the OUT0LS bit in the OUTPC0 register.

OVPn0HEN: OUT0H Over Voltage Protection n Enable control

0: Disable

1: Enable

This bit is used to control the OUT0H signal output when the over voltage protection condition occurs. If clear this bit to 0, the function is disabled. This means the OUT0H output will not be affected when OVPn occurs. If set this bit high, the function is enabled. This means when an OVPn condition occurs the OUT0H status is controlled by the OUT0HS bit in the OUTPC0 register.

## **OVPn and UVPn Comparator Offset Calibration**

The OVPn and UVPn circuits provide comparator offset calibration function. Before offset calibration, the hysteresis voltage should be zero by clearing the OVPnCHY or UVPnCHY bit to zero. As the OUVPn input pins are pin-shared with other functions, the OUVPn pin function must first be setup as comparator input using the corresponding pin-shared function selection register bits. The following content are the steps for the OVPn or UVPn comparator calibration.

## **OVPn Comparator Calibration:**

- Step1: Set OVPnCOFM=1, OVPnCRS=1, comparator is now under offset calibration mode. To make sure V<sub>os</sub> as minimize as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal mode operation.
- Step2: Set OVPnCOF[4:0]=00000 and then read the OVPnO bit

Step3: Increase the OVPnCOF[4:0] by 1 and then read the OVPnO bit.

If the OVPnO bit state has not changed, then repeat Step 3 until the OVPnO bit state has changed.

If the OVPnO bit state has changed, record the OVPnCOF[4:0] value as  $V_{OS1}$  and then go to Step 4.

- Step4: Set OVPnCOF[4:0]=11111 and then read the OVPnO bit
- Step5: Decrease the OVPnCOF[4:0] value by 1 and then read the OVPnO bit.

If the OVPnO bit state has not changed, then repeat Step 5 until the OVPnO bit state has changed.

If the OVPnO bit state has changed, record the OVPnCOF[4:0] value as  $V_{OS2}$  and then go to Step 6.

Step6: Restore the  $V_{OS} = \frac{V_{OS1} + V_{OS2}}{2}$  to OVPnCOF[4:0] bit field, the calibration procedure is now finished.

If  $(V_{OS1} + V_{OS2}) / 2$  is not integral, discard the decimal.

Residue  $V_{OS} = V_{OUT} - V_{IN}$  (1)

## UVPn Comparator Calibration:

- Step1: Set UVPnCOFM=1, UVPnCRS=1, comparator is now under offset calibration mode. To make sure V<sub>os</sub> as minimize as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal mode operation.
- Step2: Set UVPnCOF[4:0]=00000 and then read the UVPnO bit

(2)

Step3: Increase the UVPnCOF[4:0] by 1 and then read the UVPnO bit.

If the UVPnO bit state has not changed, then repeat Step 3 until the UVPnO bit state has changed.

If the UVPnO bit state has changed, record the UVPnCOF[4:0] value as  $V_{\rm OS1}$  and then go to Step 4.

- Step4: Set UVPnCOF[4:0]=11111 and then read the UVPnO bit
- Step5: Decrease the UVPnCOF[4:0] value by 1 and then read the UVPnO bit.

If the UVPnO bit state has not changed, then repeat Step 5 until the UVPnO bit state has changed.

If the UVPnO bit state has changed, record the UVPnCOF[4:0] value as  $V_{\rm OS2}$  and then go to Step 6.

Step6: Restore the  $V_{OS} = \frac{V_{OS1} + V_{OS2}}{2}$  to UVPnCOF[4:0] bit field, the calibration procedure is now finished.

If  $(V_{OS1} + V_{OS2}) / 2$  is not integral, discard the decimal.

Residue Vos=Vout - VIN



# **USB Auto Detection**

The device includes three USB ports named D0+/D0-, D1+/D1- and D2+/D2- to implement the Charge/Discharge Devices Auto Detection function. Users can distinguish the device connected to the USB ports is a dedicated charger, portable device, general USB interface or charging device with USB interface by monitoring the voltage and current of the connected USB lines.



**USB Auto Detection Block Diagram** 



## D0+/D0- for Auto Detection

The D0+ line can output a voltage,  $V_{DP\_SRC}$ , with a value of 0.6V, which is enabled by setting the VDPON bit of ADUC1 register and switched on by setting the D0PS bit in the ADUC1 register. But it needs to note that only when the D0+ pin is set as an analog or digital input pin by writing the Pin-shared Function register bit a correct data, and then set the D0PS bit high, can the switch be on. When this port is connected to a dedicated charger, the 0.6V voltage can be output on the D0+ line. The D0+ and D0- lines are pin-shared with normal I/O function and A/D function determined by the PDS0[1:0] and PDS1[1:0] bits respectively in the PDPS0 register. Both the D0+ and D0- lines are internally connected a pull low resistor to VSS which are controlled by the D0NPL and D0PPL bits in the ADUC2 register.

## D1+/D1- and D2+/D2- for Auto Detection

There four 8-bit D/A Converters, DACn, which is enabled by the DACnON bits in the ADUC0 register. The D/A Converter output signal is controlled by the ADUDAn register value and the reference voltage which is selected by the DACnRV bit in the ADUC0 register. There is an analog switch connected between the D1+ and D1- lines, which is controlled by the USW1 bit. Similarly, there is an analog switch connected between the D2+ and D2- lines, which is controlled by the USW2 bit. But it needs to note that only when one of the D1+ and D1- or D2+ and D2- pins is in the analog or digital input type by setting the Pin-shared Function register, and then set the USW1 or USW2 bit high, can the switch be on. The D1+ /D1- and D2+ /D2- lines are individually connected a pull low resistor respectively to VSS which are controlled by the D1NPL/D1PPL and D2NPL/ D2PPL bits in the ADUC2 register.

## **USB Auto Detection Registers**

Register				В	it			
Name	7	6	5	4	3	2	1	0
ADUC0	DAC3RV	DAC2RV	DAC1RV	DAC0RV	DAC3ON	DAC2ON	DAC10N	DAC0ON
ADUC1	_	_	_	_	USW2	USW1	VDPON	D0PS
ADUC2	—	_	D2NPL	D2PPL	D1NPL	D1PPL	D0NPL	D0PPL
ADUDA0	D7	D6	D5	D4	D3	D2	D1	D0
ADUDA1	D7	D6	D5	D4	D3	D2	D1	D0
ADUDA2	D7	D6	D5	D4	D3	D2	D1	D0
ADUDA3	D7	D6	D5	D4	D3	D2	D1	D0

Overall operation of the USB auto detection function is controlled using several registers.

**USB Auto Detection Register List** 



# ADUC0 Register

Bit	7	6	5	4	3	2	1	0
Name	DAC3RV	DAC2RV	DAC1RV	DAC0RV	DAC3ON	DAC2ON	DAC10N	DAC0ON
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
it 7	DAC3R 0: Froi 1: Froi	V: DAC3 r n VDD pin n VREF pi	eference vo n	oltage select	tion			
3it 6	DAC2R 0: Froi 1: Froi	V: DAC2 r n VDD pin n VREF pi	eference vo	ltage select	tion			
Bit 5	<b>DAC1RV</b> : DAC1 reference voltage selection 0: From VDD pin 1: From VREF pin							
Bit 4	DACOR 0: Froi 1: Froi	V: DAC0 r n VDD pin n VREF pi	eference vo	ltage select	tion			
Bit 3	<b>DAC30</b> 0: Disa 1: Ena	N: DAC3 e able ble	enable Cont	rol				
Bit 2	<b>DAC2O</b> 0: Disa 1: Ena	N: DAC2 e able ble	enable Cont	rol				
Bit 1	<b>DAC10</b> 0: Disa 1: Ena	N: DAC1 e able ble	enable Cont	rol				
Bit 0	<b>DAC00</b> 0: Disa 1: Ena	N: DAC0 e able ble	enable Cont	rol				



## **ADUC1 Register**

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	USW2	USW1	VDPON	D0PS
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0
Bit 7~4	Unimple	mented, rea	ad as 0					
Bit 3	USW2: USW2 switch control 0: Switch off 1: Switch on							
	This bit controls the USW2 switch on/off. But only when one of the D2+ and D2- pi is used as the analog or digital input pin by setting the Pin-shared Function regist and then set the USW2 bit high, can the switch be on.							
Bit 2	USW1: USW1 switch control 0: Switch off 1: Switch on							
	This bit controls the USW1 switch on/off. But only when one of the D1+ and D1 is used as the analog or digital input pin by setting the Pin-shared Function regard then set the USW1 bit high, can the switch be on.							
Bit 1	<b>VDPON</b> : V <sub>DP_SRC</sub> voltage enable control 0: Disable 1: Enable							
Bit 0	<b>D0PS</b> : E 0: Swi	00PSW swi tch off	tch control					

1: Switch on

This bit controls the D0PSW switch on/off. But only when the D0+ pin is used as the analog or digital input pin by setting the Pin-shared Function register, and then set the D0PS bit high, can the switch be on.

## ADUC2 Register

Bit	7	6	5	4	3	2	1	0	
Name			D2NPL	D2PPL	D1NPL	D1PPL	D0NPL	D0PPL	
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W	
POR	_		0	0	0	0	0	0	
Bit 7~6	Unimple	mented, re	ad as 0.						
Bit 5	<b>D2NPL</b> : D2- pin Pull-Low Control 0: Disable 1: Enable								
Bit 4	<b>D2PPL</b> : 0: Disa 1: Ena	<b>D2PPL</b> : D2+ pin Pull-Low Control 0: Disable 1: Enable							
Bit 3	<b>D1NPL</b> : 0: Disa 1: Ena	<b>D1NPL</b> : D1- pin Pull-Low Control 0: Disable 1: Enable							
Bit 2	D1PPL: 0: Disa 1: Ena	<b>D1PPL</b> : D1+ pin Pull-Low Control 0: Disable 1: Enable							
Bit 1	<b>D0NPL</b> : 0: Disa 1: Ena	<b>D0NPL</b> : D0- pin Pull-Low Control 0: Disable 1: Enable							
Bit 0	<b>D0PPL</b> : 0: Disa 1: Ena	D0+ pin P able ble	ull-Low Co	ontrol					



## ADUDA0 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 8-bit DAC0 Output Control Data Bits

DAC0 Output=(DAC0 Reference Voltage) × (ADUDA0 [7:0]) / 256

## **ADUDA1 Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: 8-bit DAC1 Output Control Data Bits DAC1 Output=(DAC1 Reference Voltage) × (ADUDA1 [7:0]) / 256

## ADUDA2 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: 8-bit DAC2 Output Control Data Bits DAC2 Output=(DAC2 Reference Voltage) × (ADUDA2 [7:0]) / 256

## **ADUDA3 Register**

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

D7~D0: 8-bit DAC3 Output Control Data Bits

DAC3 Output=(DAC3 Reference Voltage) × (ADUDA3 [7:0]) / 256



# Serial Interface Module – SIM

The device contains a Serial Interface Module, which includes both the four line SPI interface and the two line I<sup>2</sup>C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I<sup>2</sup>C based hardware such as sensors, Flash memory, etc. As both interface types share the same pins and registers, the choice of whether the SPI or I<sup>2</sup>C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O pins are selected using pull-high control registers when the SIM function is enabled and the corresponding pins are used as SIM input pins.

#### **SPI Interface**

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but this device is provided only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.



SPI Master/Slave Connection

## **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines; SCK is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I<sup>2</sup>C function pins, the SPI interface must first be enabled by setting the correct bits in the SIMC0 and SIMC2 registers. The SPI can be disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to "1" to enable  $\overline{SCS}$  pin function, set CSEN bit to "0" the  $\overline{SCS}$  pin will be floating state.

The SPI function in the device offers the following features:

- · Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.




### SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. Note that the SIMC1 register is only used by the I<sup>2</sup>C interface.

Register Name		Bit										
	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF				

**SIM Registers List** 

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

### SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I<sup>2</sup>C function. The SIMC1 register is not used by the SPI function, only by the I<sup>2</sup>C function. Register SIMC0 is used to control the enable/disable function and to set the data transmission clock frequency. Although not connected with the SPI function, the SIMC0 register is also used to control the Peripheral Clock Prescaler. Register SIMC2 is used for other control functions such as LSB/MSB selection, write collision flag etc.



### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1	_	0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is  $f_{\mbox{\scriptsize SYS}}/64$ 

011: SPI master mode; SPI clock is  $f_{\mbox{\tiny SUB}}$ 

100: SPI master mode; SPI clock is STM CCRP match frequency/2

101: SPI slave mode

- 110: I<sup>2</sup>C slave mode
- 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from  $f_{SUB}$  or the STM. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 Unimplemented, read as "0"

Bit 3~2 SIMDEB[1:0]: I<sup>2</sup>C Debounce Time Selection

The SIMDEB[1:0] bits are of no used in SPI mode of SIM, please ignore these selection bits when operate in SPI mode.

### Bit 1 SIMEN: SIM Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the <u>SIMEN</u> bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: SIM Incomplete Flag

0: SIM incompleted is not occurred

1: SIM incompleted is occurred

The SIMICF bit is determined by  $\overline{SCS}$  pin. When  $\overline{SCS}$  pin is set high, it will clear the SPI counter. Meanwhile, the interrupt is occurred and the incomplete flag, SIMICF, is set high.

SIMC2 Register



#### 7 6 5 4 3 2 1 Bit 0 CKPOLB Name D7 D6 CKEG MLS CSEN WCOL TRF R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 0 0 0 0 0 0 0 Bit 7~6 D7~D6: Undefined bit This bit can be read or written by user software program. Bit 5 CKPOLB: Determines the base condition of the clock line 0: The SCK line will be high when the clock is inactive 1: The SCK line will be low when the clock is inactive The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. Bit 4 CKEG: Determines SPI SCK active clock edge type CKPOLB=0 0: SCK is high base level and data capture at SCK rising edge 1: SCK is high base level and data capture at SCK falling edge CKPOLB=1 0: SCK is low base level and data capture at SCK falling edge 1: SCK is low base level and data capture at SCK rising edge The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit. Bit 3 MLS: SPI Data shift order 0: LSB 1: MSB This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first. CSEN: SPI SCS pin Control Bit 2 0: Disable 1: Enable The CSEN bit is used as an enable/disable for the $\overline{SCS}$ pin. If this bit is low, then the SCS pin will be disabled and placed into a floating condition. If the bit is high the SCS pin will be enabled and used as a select pin. WCOL: SPI Write Collision flag Bit 1 0: No collision 1: Collision The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program. Bit 0 TRF: SPI Transmit/Receive Complete flag 0: Data is being transferred 1: SPI data transmission is completed The TRF bit is the Transmit/Receive Complete flag and is set high automatically when an SPI data transmission is completed, but must cleared to zero by the application program. It can be used to generate an interrupt.



### **SPI** Communication

After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an  $\overline{SCS}$  signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the  $\overline{SCS}$  signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and  $\overline{SCS}$  signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in special IDLE Modes if the clock source used by the SPI interface is still active.









SPI Transfer Control Flowchart



# I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I<sup>2</sup>C Master/Slave Bus Connection

### I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.

When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data; however, it is the master device that has overall control of the bus. For the device, which only operate in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-up control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-up register could be controlled by its corresponding pull-up control register.









### I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register, SIMA and one data register, SIMD. The SIMD register, which is shown in the above SPI section, is used to store the data being transmitted and received on the I<sup>2</sup>C bus. Note that the SIMA register also has the name SIMC2 which is used by the SPI function. Bit SIMEN and bits SIM2~SIM0 in register SIMC0 are used by the I<sup>2</sup>C interface. The SIMTOC register is used for I<sup>2</sup>C time-out control.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SIMC0	SIM2	SIM1	SIM0	—	SIMDEB1	SIMDEB0	SIMEN	SIMICF				
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK				
SIMD	D7	D6	D5	D4	D3	D2	D1	D0				
SIMA	A6	A5	A4	A3	A2	A1	A0	D0				
SIMTOC	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0				

I<sup>2</sup>C Register List

### SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	_	SIMDBNC1	SIMDBNC0	SIMEN	SIMICF
R/W	R/W	R/W	R/W	_	R/W	R/W	R/W	R/W
POR	1	1	1		0	0	0	0

Bit 7~5 SIM2~SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4

001: SPI master mode; SPI clock is fsys/16

010: SPI master mode; SPI clock is f<sub>SYS</sub>/64

011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is STM CCRP match frequency/2

101: SPI slave mode

110: I<sup>2</sup>C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from  $f_{SUB}$  or the STM. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.



	Bit 4	Unimple	mented, rea	ad as "0"								
	Bit 3~2	SIMDE: 00: No 01: 2 s 1x: 4 s	SIMDEB1~SIMDEB0: I <sup>2</sup> C Debounce Time Selection 00: No debounce 01: 2 system clock debounce 1x: 4 system clock debounce									
	Bit 1	<ul> <li>SIMEN: SIM Control</li> <li>0: Disable</li> <li>1: Enable</li> <li>The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I<sup>2</sup>C interface via the SIM2~SIM0 bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.</li> </ul>										
•	Bit 0 SIMC1 Reg	SIMICF: SIM Incomplete Flag SIMICF is of no used in I <sup>2</sup> C mode of SIM, please ignore this flag when operate in I <sup>2</sup> C mode.										
	Bit	7	6	5	4	3	2	1	0			
	Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
	R/W	R	R	R	R/W	R/W	R	R/W	R			
	POR	1	0	0	0	0	0	0	1			

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

- 0: Not address match
- 1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

- Bit 5 HBB: I<sup>2</sup>C Bus busy flag 0: I<sup>2</sup>C Bus is not busy
  - 1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be cleared to zero when the bus is free which will occur when a STOP signal is detected.

#### Bit 4 HTX: Select I<sup>2</sup>C slave device is transmitter or receiver

0: Slave device is the receiver

1: Slave device is the transmitter



Bit 3	<ul> <li>TXAK: I<sup>2</sup>C Bus transmit acknowledge flag</li> <li>0: Slave send acknowledge flag</li> <li>1: Slave do not send acknowledge flag</li> </ul>
	of data, this bit will be transmit acknowledge flag. After the slave device receipt of 8-bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.
Bit 2	<ul> <li>SRW: I<sup>2</sup>C Slave Read/Write flag</li> <li>0: Slave device should be in receive mode</li> <li>1: Slave device should be in transmit mode</li> </ul>
	The SRW flag is the I <sup>2</sup> C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I <sup>2</sup> C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.
Bit 1	IAMWU: I <sup>2</sup> C Address Match Wake Up function Control 0: Disable 1: Enable.
	This bit should be set to 1 to enable the I <sup>2</sup> C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I <sup>2</sup> C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correct device operation.
Bit 0	<b>RXAK</b> : I <sup>2</sup> C Bus Receive acknowledge flag 0: Slave receives acknowledge flag 1: Slave does not receive acknowledge flag
	The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9 <sup>th</sup> clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receive wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I <sup>2</sup> C bus.

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device write data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

SIMD Register

"x" unknown



#### SIMA Register

Bit	7	6	5	4	3	2	1	0
Name	A6	A5	A4	A3	A2	A1	A0	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~1 A6~A0: I<sup>2</sup>C slave address

A6~ A0 is the I<sup>2</sup>C slave address bit 6 ~ bit 0.

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bit7~ Bit1 of the SIMA register define the device slave address. Bit 0 is not defined.

When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

Bit 0 Undefined bit

This bit can be read or written by user software program.

### SIMTOC Register

Bit	7	6	5	4	3	2	1	0
Name	SIMTOEN	SIMTOF	SIMTOS5	SIMTOS4	SIMTOS3	SIMTOS2	SIMTOS1	SIMTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 SIMTOEN: I<sup>2</sup>C interface Time-out control

- 0: Disable
- 1: Enable

Bit 6 SIMTOF: I<sup>2</sup>C interface Time-out flag

0: No occurred

1: Occurred

The SIMTOF flag is set by the time-out circuitry when the time-out event occurs and cleared by software program.

# Bit 5~0 SIMTOS5~SIMTOS0: I<sup>2</sup>C interface Time-out period selection

The I<sup>2</sup>C Time-Out clock source is  $f_{SUB}/32$ .

The I²C Time-Out time is ([SIMTOS5:SIMTOS0] + 1)  $\times$  (32/f\_{SUB})



### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I<sup>2</sup>C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS bit and SIMTOF bit to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer or from the I<sup>2</sup>C communication time-out. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/ write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1

Set the SIM2~SIM0 bits to "110" and the SIMEN bits to "1" in the SIMC0 register to enable the I<sup>2</sup>C bus.

• Step 2

Write the slave address to the I<sup>2</sup>C bus address register SIMA.

• Step 3

Set the SIME interrupt enable bit o enable the SIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart



### I<sup>2</sup>C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

### **Slave Address**

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS bit and SIMTOF bit should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C communication time-out. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the slave device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

#### I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be setup as a receiver and the HTX bit in the SIMC1 register should be cleared to zero.



## I<sup>2</sup>C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



#### I<sup>2</sup>C Communication Timing Diagram

Note: \*When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.





Rev. 1.00



## I<sup>2</sup>C Time Out function

In order to reduce the I<sup>2</sup>C lockup problem due to reception of erroneous clock sources, a time-out function is provided. If the clock source connected to the I<sup>2</sup>C bus is not received for a while, then the I<sup>2</sup>C circuitry and the SIMC1 register will be reset, the SIMTOF bit in the SIMTOC register will be set high after a certain time-out period. The Time Out function enable/disable and the time-out period are managed by the SIMTOC register.

### • I<sup>2</sup>C Time Out operation

The time-out counter starts to count on an I<sup>2</sup>C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out period specified by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an I<sup>2</sup>C "STOP" condition occurs. There are 64 time-out period selections which can be selected using the SIMTOS0~SIMTOS5 bits in the SIMTOC register.



#### I<sup>2</sup>C Time-out Diagram

When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

Register	After I <sup>2</sup> C Time-out
SIMD, SIMA, SIMC0	No change
SIMC1	Reset to POR condition

I<sup>2</sup>C Registers after Time-out



# **LCD SCOM Function**

The device has the capability of driving external LCD panels. The common pins for LCD driving, SCOM0~SCOM3, are pin shared with certain pin on the I/O ports. The LCD signals(COM and SEG) are generated using the application program.

# **LCD Operation**

An external LCD panel can be driven using this device by configuring the I/O pins as common pins and segment pins. The LCD driver function is controlled using the SCOMC register which in addition to controlling the overall on/off function also controls the bias voltage setup function. This enables the LCD COM driver to generate the necessary  $V_{DD}/2$  voltage levels for LCD 1/2 bias operation.

The SCOMEN bit in the SCOMC register is the overall master control for the LCD driver. The LCD SCOMn pin is selected to be used for LCD driving by the corresponding pin-shared function selection bits. Note that the Port Control register does not need to first setup the pins as outputs to enable the LCD driver operation.



# LCD Bias Current Control

The LCD COM driver enables a range of selections to be provided to suit the requirement of the LCD panel which are being used. The bias resistor choice is implemented using the ISEL1 and ISEL0 bits in the SCOMC register.

### **SCOMC Register**

Bit	7	6	5	4	3	2	1	0			
Name	_	ISEL1	ISEL0	SCOMEN	_	_	_	—			
R/W	— R/W R/W R/W — — — ·										
POR	_	0	0	0	_	_		_			
Bit 7	Unimplemented, read as "0"										
BR 0~3	<b>ISEL1~ISELU</b> : Select K type LCD bias current ( $V_{DD}=5V$ ) 00: 2×100k $\Omega$ (1/2 Bias), I <sub>BIAS</sub> =25 $\mu$ A 01: 2×50k $\Omega$ (1/2 Bias), I <sub>BIAS</sub> =50 $\mu$ A 10: 2×25k $\Omega$ (1/2 Bias), I <sub>BIAS</sub> =100 $\mu$ A 11: 2×12.5k $\Omega$ (1/2 Bias), I <sub>BIAS</sub> =200 $\mu$ A										
Bit 4	<ul> <li>SCOMEN: LCD function enable control bit</li> <li>0: Disable</li> <li>1: Enable</li> <li>When SCOMEN is set, it will turn on the DC path of resistor to generate 1/2 V<sub>DD</sub> bia</li> </ul>										
Bit 3~0	Unimple	emented, re	ad as "0"								



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT2 pins, while the internal interrupts are generated by various internal functions such as the Timer Modules(TMs), Time Bases, Serial Interface Module (SIM), Over Current Protections (OCP), Over Voltage Protections (OVP), Under Voltage Protections (UVP), Low Voltage Detector (LVD), EEPROM and the A/D converter.

# **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The registers fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI1 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupts trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes	
Global	EMI	—	—	
INTn Pin	INTnE	INTnF	n=0~2	
Over Current Protection	OCPnE	OCPnF	n=0 or 1	
Under Voltage Protection	UVPnE	UVPnF	n=0 or 1	
Over Voltage Protection	OVPnE	OVPnF	n=0 or 1	
Multi-function	MFnE	MFnF	n=0 or 1	
A/D Converter	ADE	ADF	—	
Time Base	TBnE	TBnF	n=0 or 1	
LVD	LVE	LVF	_	
EEPROM	DEE	DEF	—	
SIM	SIME	SIMF	—	
CTM	STMPE	STMPF		
	STMAE	STMAF	—	
DTM	PTMPE	PTMPF		
	PTMAE	PTMAF	1 –	

Interrupt Register Bit Naming Conventions



Register		Bit										
Name	7	6	5	4	3	2	1	0				
INTEG		—	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0				
INTC0	_	OVP0F	OCP1F	OCP0F	OVP0E	OCP1E	OCP0E	EMI				
INTC1	INTOF	UVP1F	UVP0F	OVP1F	INT0E	UVP1E	UVP0E	OVP1E				
INTC2	MF1F	MF0F	INT2F	INT1F	MF1E	MF0E	INT2E	INT1E				
INTC3	SIMF	TB1F	TB0F	LVF	SIME	TB1E	TB0E	LVE				
MFI0		DEF	STMAF	STMPF	_	DEE	STMAE	STMPE				
MFI1		ADF	PTMAF	PTMPF		ADE	PTMAE	PTMPE				

### Interrupt Register List

### **INTEG Register**

Bit	7	6	5	4	3	2	1	0
Name	_	—	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

- Bit 5~4 INT2S1~INT2S0: interrupt edge control for INT2 pin
  - 00: Disable
  - 01: Rising edge
  - 10: Falling edge
  - 11: Rising and falling edges
- Bit 3~2 INT1S1~INT1S0: interrupt edge control for INT1 pin
  - 00: Disable
  - 01: Rising edge
  - 10: Falling edge
  - 11: Rising and falling edges
- Bit 1~0 INT0S1~INT0S0: interrupt edge control for INT0 pin
  - 00: Disable
  - 01: Rising edge
  - 10: Falling edge
  - 11: Rising and falling edges

### **INTC0** Register

Bit	7	6	5	4	3	2	1	0
Name	_	OVP0F	OCP1F	OCP0F	OVP0E	OCP1E	OCP0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6	<b>OVP0F</b> : Over Voltage Protection 0 interrupt request flag
	0: No request
	1: Interrupt request

Bit 5
 OCP1F: Over Current Protection 1 interrupt request flag

 0: No request
 1: Interrupt request

 Bit 4
 OCP0F: Over Current Protection 0 interrupt request flag

 0: No request
 1: Interrupt request

- Bit 3 **OVP0E**: Over Voltage Protection 0 interrupt control
  - 0: Disable
  - 1: Enable



Bit 2	OCP1E: Over Current Protection 1 interrupt control 0: Disable 1: Enable
Bit 1	<b>OCP0E</b> : Over Current Protection 0 interrupt control 0: Disable 1: Enable
Bit 0	<b>EMI</b> : Global interrupt control 0: Disable 1: Enable

### **INTC1 Register**

Bit	7	6	5	4	3	2	1	0			
Name	INTOF	UVP1F	UVP0F	OVP1F	INT0E	UVP1E	UVP0E	OVP1E			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	<b>INTOF</b> : 0: No 1 1: Inte	INTOF: INTO interrupt request flag 0: No request 1: Interrupt request									
3it 6	UVP1F: 0: No 1 1: Inte	<b>UVP1F</b> : Under Voltage Protection 1 interrupt request flag 0: No request 1: Interrupt request									
3it 5	UVP0F: 0: No 1 1: Inte	UVP0F: Under Voltage Protection 0 interrupt request flag 0: No request 1: Interrupt request									
3it 4	<b>OVP1F</b> : 0: No 1 1: Inte	Over Volta request rrupt request	age Protecti st	on 1 interru	ipt request	flag					
3it 3	INTOE: 0: Disa 1: Ena	INT0 intern able ble	rupt control	l							
Bit 2	<b>UVP1E</b> : 0: Disa 1: Ena	Under Vol able ble	tage Protec	tion 1 inter	rupt contro	l					
Bit 1	<b>UVP0E</b> : 0: Disa 1: Ena	<b>UVP0E</b> : Under Voltage Protection 0 interrupt control 0: Disable 1: Enable									
Bit 0	OVP1E 0: Disa 1: Ena	1: Enable OVP1E: Over Voltage Protection 1 interrupt control 0: Disable 1: Enable									

# **INTC2 Register**

Bit	7	6	5	4	3	2	1	0
Name	MF1F	MF0F	INT2F	INT1F	MF1E	MF0E	INT2E	INT1E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 MF1F: Multi-function interrupt 1 request flag

- 0: No request
- 1: Interrupt request
- Bit 6 MF0F: Multi-function interrupt 0 request flag
  - 0: No request
  - 1: Interrupt request



Bit 5	INT2F: INT2 interrupt request flag 0: No request 1: Interrupt request
Bit 4	INT1F: INT1 interrupt request flag 0: No request 1: Interrupt request
Bit 3	MF1E: Multi-function interrupt 1 control 0: Disable 1: Enable
Bit 2	<b>MF0E</b> : Multi-function interrupt 0 control 0: Disable 1: Enable
Bit 1	<b>INT2E</b> : INT2 interrupt control 0: Disable 1: Enable
Bit 0	INT1E: INT1 interrupt control 0: Disable 1: Enable

# **INTC3 Register**

Bit	7	6	5	4	3	2	1	0			
Name	SIMF	TB1F	TB0F	LVF	SIME	TB1E	TB0E	LVE			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	<b>SIMF</b> : S 0: No 1 1: Inte	<b>SIMF</b> : Serial Interface Module interrupt request flag 0: No request 1: Interrupt request									
Bit 6	<b>TB1F</b> : T 0: No 1 1: Inte	<b>TB1F</b> : Time Base 1 interrupt request flag 0: No request 1: Interrupt request									
Bit 5	<b>TB0F</b> : 7 0: No 1 1: Inte	<b>TB0F</b> : Time Base 0 interrupt request flag 0: No request 1: Interrupt request									
Bit 4	LVF: LV 0: No 1 1: Inte	D interrup request rrupt request	t request fla st	ıg							
Bit 3	<b>SIME</b> : S 0: Disa 1: Ena	Serial Interf able ble	ace Module	e interrupt o	control						
Bit 2	<b>TB1E</b> : T 0: Disa 1: Ena	Time Base 1 able ble	interrupt c	control							
Bit 1	<b>TB0E</b> : 7 0: Disa 1: Ena	<b>TB0E</b> : Time Base 0 interrupt control 0: Disable 1: Enable									
Bit 0	<b>LVE</b> : LV 0: Disa 1: Ena	/D interrup able ble	t control								



# MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	DEF	STMAF	STMPF		DEE	STMAE	STMPE
R/W	—	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	_	0	0	0	—	0	0	0
Bit 7	Unimple	emented, re	ad as "0"					
Bit 6	<b>DEF</b> : D 0: No 1: Inte	ata EEPRO request rrupt reque	M interrup	t request fla	g			
Bit 5	<b>STMAF</b> 0: No 1: Inte	T: STM Cor request rrupt reque	nparator A	match inter	rupt reques	t flag		
Bit 4	<b>STMPF</b> 0: No 1: Inte	: STM Con request rrupt reque	nparator P r st	natch interr	upt request	flag		
Bit 3	Unimple	emented, re	ad as "0"					
Bit 2	<b>DEE</b> : D 0: Disa 1: Ena	ata EEPRO able ble	M interrup	t control				
Bit 1	<b>STMAF</b> 0: Disa 1: Ena	E: STM Cor able ble	nparator A	match inter	rupt contro	1		
Bit 0	STMPE 0: Disa 1: Ena	: STM Con able ble	nparator P i	natch intern	rupt control			

# MFI1 Register

Bit	7	6	5	4	3	2	1	0		
Name	_	ADF	PTMAF	PTMPF	—	ADE	PTMAE	PTMPE		
R/W	—	R/W	R/W	R/W	—	R/W	R/W	R/W		
POR	_	0	0	0		0	0	0		
Bit 7	Unimple	Unimplemented, read as "0"								
Bit 6	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request									
Bit 5	<b>PTMAF</b> : PTM Comparator A match interrupt request flag 0: No request 1: Interrupt request									
Bit 4	PTMPF 0: No 1 1: Inte	: PTM Con request rrupt request	nparator P 1 st	match intern	rupt request	t flag				
Bit 3	Unimple	emented, rea	ad as "0"							
Bit 2	ADE: A/D Converter interrupt control 0: Disable 1: Enable									
Bit 1	<b>PTMAE</b> : PTM Comparator A match interrupt control 0: Disable 1: Enable									
Bit 0	PTMPE 0: Disa 1: Ena	: PTM Con able ble	nparator P	match inter	rupt control	l				



### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

# HT45F5N/HT45FH5N Power Bank ASSP Flash MCU





Interrupt Structure



# **External Interrupts**

The external interrupts are controlled by signal transitions on the pins INT0~INT2. An external interrupt request will take place when the external interrupt request flags, INT0F~INT2F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT2E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register.

When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT2F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt. The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **Over Current Protection Interrupts**

The OCPn Interrupt is controlled by detecting the OCPn input current. An OCPn Interrupt request will take place when the OCPn Interrupt request flag, OCPnF, is set, which occurs when a large current is detected. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OCPn Interrupt enable bit, OCPnE, must first be set. When the interrupt is enabled, the stack is not full and an over current is detected, a subroutine call to the OCPn Interrupt vector, will take place. When the interrupt is serviced, the OCPn Interrupt flag, OCPnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **Over Voltage Protection Interrupts**

The OVPn Interrupt is controlled by detecting the OVPn input voltage. An OVPn Interrupt request will take place when the OVPn Interrupt request flag, OVPnF, is set, which occurs when the Over Voltage Protection circuit detects an over voltage condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OVPn Interrupt enable bit, OVPnE, must first be set. When the interrupt is enabled, the stack is not full and an over voltage is detected, a subroutine call to the OVPn Interrupt vector, will take place. When the interrupt is serviced, the OVPn Interrupt flag, OVPnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.



# Under Voltage Protection Interrupts

The UVPn Interrupt is controlled by detecting the UVPn input voltage. An UVPn Interrupt request will take place when the UVPn Interrupt request flag, UVPnF, is set, which occurs when the Under Voltage Protection circuit detects an under voltage condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and UVPn Interrupt enable bit, UVPnE, must first be set. When the interrupt is enabled, the stack is not full and an under voltage is detected, a subroutine call to the UVPn Interrupt vector, will take place. When the interrupt is serviced, the UVPn Interrupt flag, UVPnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### Multi-function Interrupts

Within this device there are two Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, EEPROM interrupt and A/D Converter interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts will not be automatically reset and must be manually reset by the application program.

### **Timer Module Interrupts**

Each of the Standard Type TM and Periodic Type TM has two interrupts. All of the TM interrupts are contained within the Multi-function Interrupts. For the Standard Type TM and the Periodic Type TM, each has two interrupt request flags of STMPF, STMAF and PTMPF, PTMAF and two enable bits of STMPE, STMAE and PTMPE, PTMAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



# **EEPROM** Interrupt

The EEPROM interrupt is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

### A/D Converter Interrupt

The A/D Converter Interrupt is also contained within the Multi-function Interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the A/D Converter interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the A/D Converter Interrupt flag bit, ADF will not be automatically cleared, it has to be cleared by the application program.

### Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source  $f_{TB}$ . This  $f_{TB}$  input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates  $f_{TB}$ , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.





Bit	7	6	5	4	3	2	1	0
Name	TBON	TBCK	TB11	TB10	_	TB02	TB01	TB00
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	R/W
POR	0	0	1	1	—	1	1	1
3it 7	<b>TBON</b> : 7 0: Disa 1: Enal	Time Base able ble	0 and Time	Base 1 Co	ntrol bit			
3it 6	<b>TBCK</b> : 0: f <sub>tbc</sub> 1: f <sub>sys</sub> /	fтв Clock S ′4	ource Selec	ction				
Bit 5~4	$TB11 \sim 7$ $00: 2^{12}$ $01: 2^{13}$ $10: 2^{14}$ $11: 2^{15}$	TB10: Sele / $f_{TB}$ / $f_{TB}$ / $f_{TB}$ / $f_{TB}$	ct Time Ba	se 1 Time-c	out Period			
Bit 3	Unimple	mented, rea	ad as "0"					
Bit 2~0	<b>TB02~T</b> 000: 2 <sup>s</sup> 001: 2 <sup>s</sup> 010: 2 <sup>s</sup> 011: 2 <sup>s</sup> 100: 2 <sup>s</sup> 101: 2 <sup>s</sup> 110: 2 <sup>s</sup>	<b>B00:</b> Selec $\frac{8}{f_{TB}}$ $\frac{9}{f_{TB}}$ $\frac{10}{f_{TB}}$ $\frac{10}{f_{TB}}$ $\frac{11}{f_{TB}}$ $\frac{12}{f_{TB}}$ $\frac{13}{f_{TB}}$ $\frac{14}{f_{TB}}$	t Time Bas	e 0 Time-ou	at Period			

### **TBC Register**

### **LVD** Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the LVD interrupt request flag, LVF, will be also automatically cleared.

### Serial Interface Module Interrupt

The Serial Interface Module interrupt is also known as the SIM interrupt. A SIM interrupt request will take place when the SIM interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface, an I<sup>2</sup>C address match or I<sup>2</sup>C time-out occurrence. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the SIM interrupt vector, will take place. When the SIM Interface Interrupt is serviced, the interrupt request flag, SIMF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.



### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine. To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



# Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage,  $V_{DD}$ , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

# **LVD Register**

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the  $V_{DD}$  voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

### **LVDC Register**

Bit	7	6	5	4	3	2	1	0
Name	_	_	LVDO	LVDEN	_	VLVD2	VLVD1	VLVD0
R/W	_	_	R	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0
Bit 7~6	Unimple	emented, re	ad as "0"					
Bit 5	LVDO: LVD Output Flag 0: No Low Voltage Detected 1: Low Voltage Detected							
Bit 4	LVDEN: Low Voltage Detector Control 0: Disable 1: Enable							
Bit 3	Unimple	Unimplemented, read as "0"						
Bit 2~0	VLVD2 000: U 001: U 010: U 011: 2 100: 3 101: 3 110: 3 111: 4	~VLVD0: S Indefined Indefined Indefined 7V .0V .3V .6V .0V	Select LVD	Voltage				



# **LVD** Operation

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$ , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.7V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{LVD}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{DD}$  falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.

When LVD function is enabled, it is recommenced to clear LVD flag first, and then enables interrupt function to avoid mistake action.



# **Application Circuits**





# **Instruction Set**

# Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

# **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

# Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

# **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



# Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one Bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry Bit from where it can be examined and the necessary serial Bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

# Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual Bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data Bits.

# **Bit Operations**

The ability to provide single Bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port Bit programming where individual Bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m]. i" instructions respectively. The feature removes the need for programmers to first read the 8-Bit output port, manipulate the input data to ensure that other Bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these Bit operation instructions are used.

# Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

# **Other Operations**

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

# **Table Conventions**

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected		
Arithmetic			l.		
ADD A.[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC		
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC		
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC		
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC		
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV, SC		
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ		
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ		
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ		
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ		
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ		
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV, SC, CZ		
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С		
Logic Operation	on				
AND A,[m]	Logical AND Data Memory to ACC	1	Z		
OR A,[m]	Logical OR Data Memory to ACC	1	Z		
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z		
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z		
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z		
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z		
AND A,x	Logical AND immediate Data to ACC	1	Z		
OR A,x	Logical OR immediate Data to ACC	1	Z		
XOR A,x	Logical XOR immediate Data to ACC	1	Z		
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z		
CPLA [m]	Complement Data Memory with result in ACC	1	Z		
Increment & D	Increment & Decrement				
INCA [m]	Increment Data Memory with result in ACC	1	Z		
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z		
DECA [m]	Decrement Data Memory with result in ACC	1	Z		
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z		
Rotate					
RRA [m]	Rotate Data Memory right with result in ACC	1	None		
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None		
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С		
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С		
RLA [m]	Rotate Data Memory left with result in ACC	1	None		
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None		
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С		
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С		



Mnemonic	Description		Flag Affected		
Data Move			1		
MOV A,[m]	Move Data Memory to ACC	1	None		
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None		
MOV A,x	Move immediate data to ACC	1	None		
Bit Operation	1				
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None		
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None		
Branch Oper	ation				
JMP addr	Jump unconditionally	2	None		
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None		
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None		
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None		
SNZ [m]	Skip if Data Memory is not zero	1 <sup>Note</sup>	None		
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None		
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None		
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None		
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None		
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None		
CALL addr	Subroutine call	2	None		
RET	Return from subroutine	2	None		
RET A,x	Return from subroutine and load immediate data to ACC	2	None		
RETI	Return from interrupt	2	None		
Table Read C	Operation				
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None		
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None		
ITABRD [m]	Increment table pointer TBLP first and Read table to TBLH and Data Memory	2 <sup>Note</sup>	None		
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None		
Miscellaneous					
NOP	No operation	1	None		
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None		
SET [m]	Set Data Memory	1 <sup>Note</sup>	None		
CLR WDT	Clear Watchdog Timer	1	TO, PDF		
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None		
HALT	Enter power down mode	1	TO, PDF		

Note: 1. For skip instructions, if the result of the comparison involves a skip then up to three cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT" instruction the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after the "CLR WDT" instructions is executed. Otherwise the TO and PDF flags remain unchanged.



# **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sections except sector 0, the extended instruction can be used to access the data memory instead of using the indirect addressing access to improve the CPU firmware performance.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			1
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 <sup>Note</sup>	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 <sup>Note</sup>	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 <sup>Note</sup>	С
Logic Operation	on and a second s		1
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 <sup>Note</sup>	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 <sup>Note</sup>	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 <sup>Note</sup>	Z
LCPL [m]	Complement Data Memory	2 <sup>Note</sup>	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	ecrement		·
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 <sup>Note</sup>	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 <sup>Note</sup>	Z
Rotate			·
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 <sup>Note</sup>	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 <sup>Note</sup>	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 <sup>Note</sup>	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 <sup>Note</sup>	С
Data Move			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 <sup>Note</sup>	None
Bit Operation			
LCLR [m].i	Clear bit of Data Memory	2 <sup>Note</sup>	None
LSET [m].i	Set bit of Data Memory	2 <sup>Note</sup>	None


Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 <sup>Note</sup>	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 <sup>Note</sup>	None
LSNZ [m]	Skip if Data Memory is not zero	2 <sup>Note</sup>	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 <sup>Note</sup>	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 <sup>Note</sup>	None
LSIZ [m]	Skip if increment Data Memory is zero	2 <sup>Note</sup>	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 <sup>Note</sup>	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 <sup>Note</sup>	None
Table Read			
LTABRD [m]	Read table to TBLH and Data Memory	3 <sup>Note</sup>	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRD [m]	Increment table pointer TBLP first and Read table to TBLH and Data Memory	3 <sup>Note</sup>	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 <sup>Note</sup>	None
Miscellaneous			
LCLR [m]	Clear Data Memory	2 <sup>Note</sup>	None
LSET [m]	Set Data Memory	2 <sup>Note</sup>	None
LSWAP [m]	Swap nibbles of Data Memory	2 <sup>Note</sup>	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then up to four cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



# Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
AND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
AND A,x	Logical AND immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	Z
ANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$ .i $\leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Density	Each bit of the specified Data Memory is logically complemented (1's complement). Pits which
Description	previously contained a 1 are changed to 0 and vice versa.
Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [m]$
Operation Affected flag(s)	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z
Operation Affected flag(s)	Each off of the spectred Data Memory is togetary complemented (1's complement). But which previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [\overline{m}]$ Z Complement Data Memory with result in ACC
Operation Affected flag(s) <b>CPLA [m]</b> Description	$ [m] \leftarrow \overline{[m]} $ $ Z $ Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. $ [m] \leftarrow \overline{[m]} $ $ Z $
Operation Affected flag(s) <b>CPLA [m]</b> Description Operation	The previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [\overline{m}]$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow [\overline{m}]$
Operation Affected flag(s) <b>CPLA [m]</b> Description Operation Affected flag(s)	The previous of the specified Data Weinfory is togically complemented (1's complement). Buts which previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [\overline{m}]$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [\overline{m}]$ Z
Operation Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	Part of or or the specified Data Memory is togically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [\overline{m}]$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [\overline{m}]$ Z Decimal-Adjust ACC for addition with result in Data Memory
Operation Affected flag(s) <b>CPLA [m]</b> Description Operation Affected flag(s) <b>DAA [m]</b> Description	The first of the specified Data Memory is logically complemented (it's complement). Bits which previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [m]$ $Z$ Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ $Z$ Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation Affected flag(s) <b>CPLA [m]</b> Description Operation Affected flag(s) <b>DAA [m]</b> Description Operation	The first of the spectrum bala wernory is logically complemented (it's complement). Bits which previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow [m]$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the low nibble. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. $[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$\begin{array}{l} \text{TO} \leftarrow 0\\ \text{PDF} \leftarrow 1 \end{array}$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None

## HT45F5N/HT45FH5N Power Bank ASSP Flash MCU



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter $\leftarrow$ Stack ACC $\leftarrow$ x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	С
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	С
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ $ACC.7 \leftarrow [m].0$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C



RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBC A, x	Subtract immediate data from ACC with Carry
Description	The immediate data and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if $[m]=0$
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None



SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$ .i $\leftarrow 1$
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m].i $\neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUBM A,[m] Description	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer pair (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	TBLH ← program code (high byte)
Affected hag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	$TBLH \leftarrow program code (high byte)$
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



#### **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
LADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
LAND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
LCLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
<b>LCLR [m].i</b> Description Operation	Clear bit of Data Memory Bit i of the specified Data Memory is cleared to 0. $[m].i \leftarrow 0$
Affected flag(s)	None



LCPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
LCPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
LDEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
LDECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
LINC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
LINCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z



LMOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
LMOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
LOR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
LORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
LRL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$\begin{array}{l} [m].(i+1) \leftarrow [m].i; (i=0\sim6) \\ [m].0 \leftarrow C \\ C \leftarrow [m].7 \end{array}$
Affected flag(s)	C
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) $\leftarrow$ [m].i; (i=0~6) ACC.0 $\leftarrow$ C C $\leftarrow$ [m].7
Affected flag(s)	C



LRR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6) ACC.7 ← [m].0
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	С
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i $\leftarrow$ [m].(i+1); (i=0~6) ACC.7 $\leftarrow$ C C $\leftarrow$ [m].0
Affected flag(s)	C
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ



LSDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$ Skip if $[m]=0$
Affected flag(s)	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	$[m]$ .i $\leftarrow 1$
Affected flag(s)	None
LSIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
LSNZ [m].i	Skip if Data Memory is not 0
Description	If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$ .i $\neq 0$
Affected flag(s)	None



LSNZ [m]	Skip if Data Memory is not 0
Description	If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0\leftrightarrow[m].7\sim[m].4$
Affected flag(s)	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0
Affected flag(s)	None
LSZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None



LSZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
LTABRD [m]	Read table (current page) to TBLH and Data Memory
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
LITABRD [m]	Increment table pointer low byte first and read table to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the program code addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	$TBLH \leftarrow program code (high byte)$
Affected flag(s)	None
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow \text{program code (low byte)}$ TBLH $\leftarrow \text{program code (high byte)}$
Affected flag(s)	None
LXOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
LXORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>package information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



### 28-pin SSOP (150mil) Outline Dimensions





Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	—	0.154 BSC	—
С	0.008	—	0.012
C'	—	0.390 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	_	0.050
Н	0.004		0.010
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	6.0 BSC	—
В	—	3.9 BSC	—
С	0.20	—	0.30
C'	—	9.9 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
Н	0.10	_	0.25
α	0°		8°



8

Κ

EЗ

## SAW Type 32-pin (5mm×5mm) QFN Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	_	0.008 BSC	_
b	0.007	0.010	0.012
D	0.193	0.197	0.201
E	0.193	0.197	0.201
е	—	0.020 BSC	—
D2	0.122	0.126	0.130
E2	0.122	0.126	0.130
L	0.014	0.016	0.018
К	0.008	_	_

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.700	0.750	0.800
A1	0.000	0.020	0.050
A3	—	0.203 BSC	—
b	0.180	0.250	0.300
D	4.900	5.000	5.100
E	4.900	5.000	5.100
е	_	0.50 BSC	_
D2	3.10	3.20	3.30
E2	3.10	3.20	3.30
L	0.35	0.40	0.45
К	0.20	_	_



### SAW Type 46-pin (6.5mm×4.5mm) QFN Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.031	0.033	0.035
A1	0.000	0.001	0.002
A3	—	0.008 BSC	_
b	0.006	0.008	0.010
D	0.254	0.256	0.258
E	0.175	0.177	0.179
е	_	0.016 BSC	_
D2	0.197	0.201	0.205
E2	0.118	0.122	0.126
L	0.012	0.016	0.020

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.800	0.850	0.900
A1	0.000	0.020	0.040
A3	—	0.200 BSC	—
b	0.150	0.200	0.250
D	6.450	6.500	6.550
E	4.450	4.500	4.550
е	_	0.40 BSC	—
D2	5.00	5.10	5.20
E2	3.00	3.10	3.20
L	0.30	0.40	0.50



Copyright<sup>©</sup> 2016 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.