

# 16W Power Transistor GaN HEMT on SiC

# **Description**


The CHK8015-99F is a 16W Gallium Nitride High Electron Mobility Transistor. This product offers a general purpose and broadband solution for a variety of RF power applications.

The circuit is manufactured with a 0.25µm gate length GaN HEMT technology on SiC substrate.

It is proposed in a bare die form and requires an external matching circuitry.

#### **Main Features**

- Wide band capability up to 18GHz
- Pulsed and CW operating modes
- GaN technology: High Pout & High PAE
- DC bias: V<sub>D</sub>=30V @I<sub>D Q</sub>=200mA
- Chip size 0.88x2x0.1mm
- RoHS N°2011/65
- REACh N°1907/2006



#### Main Electrical Characteristics

 $T_{ref} = +25$ °C, CW mode, Freq = 9GHz,  $V_{DS} = 30$ V,  $I_{DQ} = 200$ mA

Symbol	Parameter	Min	Тур	Max	Unit
G <sub>SS</sub>	Small Signal Gain		17		dB
P <sub>SAT</sub>	Saturated Output Power		20		W
PAE	Max Power Added Efficiency		68		%
G <sub>PAE_MAX</sub>	Associated Gain at Max PAE		11		dB

These values are deduced from elementary power cell performances

Ref.: DSCHK80156315 - 10 Nov 16

Specifications subject to change without notice

## **Recommended Operating Ratings**

 $T_{ref} = +25^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
V <sub>DS</sub>	Drain to Source Voltage			30	V	
$V_{GS}$	Gate to Source Voltage		-3.3		V	$V_{DS}$ =30V, $I_{D_Q}$ =200mA
V <sub>DG_peak</sub>	Drain-Gate Voltage		80		V	DC+RF
V <sub>GS_peak</sub>	Gate-Source Voltage		-20		V	DC+RF
$I_{D_Q}$	Quiescent Drain Current		0.2	0.46	Α	V <sub>DS</sub> =30V
I <sub>D_MAX</sub>	Drain Current		1	(1)	Α	V <sub>DS</sub> =30V, Compressed mode
I <sub>G_MAX</sub>	Gate Current in forward mode		0	16	mA	DC or Compressed mode
T <sub>j_MAX</sub>	Junction temperature			200	°C	(1)

<sup>(1)</sup> Power dissipation must be considered

### **DC Characteristics**

 $T_{ref} = +25^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
V <sub>P</sub>	Pinch-Off Voltage	-4	-3.4	-2.8	V	V <sub>D</sub> =10V,I <sub>D</sub> = I <sub>DSS</sub> /100
I <sub>D_SAT</sub>	Saturated Drain Current		3.6		Α	<sup>(1)</sup> , V <sub>D</sub> =10V, V <sub>G</sub> =1V
I <sub>G_leak</sub>	Gate Leakage Current	-0.8			mA	$V_D=50V, V_G=-7V$
$V_{BDG}$	Drain-Gate Break-down Voltage		120		٧	V <sub>G</sub> =-7V, I <sub>D</sub> =20mA
R <sub>TH</sub>	Thermal Resistance		6		°C/W	CW mode, T <sub>ref</sub> =75°C, <sup>(2)</sup>

 $<sup>^{(1)}</sup>$  For information, limited by  $I_{D\_MAX}\,,$  see on ROR & AMR

#### **RF Characteristics**

 $T_{ref}$  = +25°C, CW mode, Freq = 9GHz,  $V_{DS}$  = 30V,  $I_{DQ}$  = 200mA

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
G <sub>SS</sub>	Small Signal Gain		17		dB	
P <sub>SAT</sub>	Saturated Output Power		20		W	
PAE	Max Power Added Efficiency		68		%	
G <sub>PAE_MAX</sub>	Associated Gain at Max PAE		11		dB	

These values are deduced from elementary power cell performances



<sup>&</sup>lt;sup>(2)</sup> The thermal resistance is given for the power bar mounted on carrier plate (20μm Au/Sn soldering + 1.4mm Cu/Mo/Cu). The reference temperature is defined on the carrier back side. Thermal analysis is highly recommended, more details are available on request.

## **Absolute Maximum Ratings**

 $T_{ref} = +25^{\circ}C^{(1)} (2) (3)$ 

Symbol	Parameter	Rating	Unit	Note
$V_{DS_Q}$	Drain-Source Biasing Voltage	55	V	
$V_{GS_Q}$	Gate-Source Biasing Voltage	-10, +2	V	
V <sub>DG_peak</sub>	Drain-Gate Voltage (DC+RF)	120	V	
V <sub>GS_peak</sub>	Gate-Source Voltage (DC+RF)	-25	V	
I <sub>G_MAX</sub>	Maximum Gate Current	32	mA	
I <sub>G_MIN</sub>	Minimum Gate Current	-2	mA	
I <sub>D_MAX</sub>	Maximum Drain Current	See note	Α	(4)
P <sub>IN</sub>	Maximum Input Power	See note	dBm	(5)
T <sub>j</sub>	Maximum Junction Temperature	230	°C	
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	
T <sub>Case</sub>	Case Operating Temperature	See note	°C	(4)

<sup>(1)</sup> Operation of this device above anyone of these parameters may cause permanent damage.



<sup>(2)</sup> Duration < 1s.

<sup>&</sup>lt;sup>(3)</sup> The given values must not be exceeded at the same time even momentarily for any parameter, since each parameter is independent from each other, otherwise deterioration or destruction of the device may take place.


<sup>(4)</sup> Max junction temperature must be considered

<sup>(5)</sup> Linked to and limited by Ig\_max & Ig\_min values. Maximum input power depends on frequency and should not exceed 2dB above PAE\_max.

# **Power Bar Description**

The device is composed of 4 elementary 4W cells. These cells are connected together with a specific network providing a good trade-off between performance and stability (resistance between gates and drains as described on the schematic). The reference plans are on the center of the bonding pads.


A multiport non-linear model is available on request.






# **Elementary Cell Maximum Gain & Stability Characteristics**

 $T_{ref}$  = +25°C,  $V_{DS}$  = +30V,  $I_{D_{-}Q}$  = 50mA, simulated results



# **Elementary Cell Load Pull Performances**

 $T_{ref}$  = +25°C,  $V_{DS}$  = +30V,  $I_{D_{-}Q}$  = 50mA, simulated results



The impedances are chosen as a trade-off between Output Power, PAE and Stability of the device. Second harmonic of output load has been tuned.

These values are given in the bonding pads reference plan.


Frequency (GHz)	Zs	ZI	Gain (dB) @PAE <sub>max</sub>	PAE <sub>max</sub> (%)	Pout (W) @PAE <sub>max</sub>	Pout <sub>max</sub> (W)
3	15 + j18	60 + j65	12.8	72	4.9	5.3
6	8.2 + j14.8	24.8 + j51.7	12.4	69	4.4	5
9	2.8 + j6.4	11.7 + j33.7	10.8	68	4.7	5.1
12	2.1 + j3.5	8 + j24	10	52	3.8	4.8
15	1.87 + j0	5 + j17.3	8.6	50	3.6	4.7
18	1.7 – j3.1	4 + j12.7	7.6	46	3.6	4.8




## **Mechanical data**

TOP VIEW

## **BOTTOM VIEW**





Chip thickness: 100µm +/- 10 µm All dimensions are in micrometers

GND pads  $(1, 3, 5, 7, 9, 10, 12, 14, 16, 18) = 99x130\mu m^2$ 

DC Gate pads  $(2, 4, 6, 8) = 214 \times 120 \mu m^2$ 

DC Drain pads (11, 13, 15, 17) =  $214 \times 120 \mu m^2$ 

6/8

**16W Power Transistor** 

CHK8015-99F

**Notes** 



7/8

#### **Qualification domain**

This part is qualified according to UMS standards, excluding humid environment.

# User guide for MMIC storage, pick & place, die attach, wire bonding

Refer to the application note AN0001 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for general recommendations on chip handling.

# Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACh N°1907/2006. More environmental data are available in the application note AN0019 also available at http://www.ums-gaas.com.

## **Recommended ESD management**

Refer to the application note AN0020 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for ESD sensitivity and handling recommendations for the UMS package products.

## **User guide GaN Power Bars Assembly guide lines**

Refer to the application note AN0026 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for general recommendations on SiC Transistor handling and assembly.

# **Ordering Information**

Chip form: CHK8015-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.** 

. :: UMS

Specifications subject to change without notice