## Description

The 8P34S2106 is a high-performance, low-power, differential dual 1:6 LVDS output 1.8V fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. Two independent buffer channels are available, each channel has six low skew outputs. High isolation between channels minimizes noise coupling. AC characteristics such as propagation delay are matched between channels. Guaranteed output-to-output and part-to-part skew characteristics make the 8P34S2106 ideal for those clock distribution applications demanding well-defined performance and repeatability. The device is characterized to operate from a 1.8V power supply. The integrated bias voltage references enable easy interfacing of AC-coupled signals to the device inputs.

Features

- Dual 1:6 low skew, low additive jitter LVDS fanout buffers
- Matched AC characteristics across both channels
- High isolation between channels
- Low power consumption
- Both differential CLKA, nCLKA and CLKB, nCLKB inputs accept LVDS, LVPECL and single-ended LVCMOS levels
- Maximum input clock frequency: 2GHz
- Output amplitudes: 350mV, 500mV (selectable)
- Output bank skew: 10ps typical
- Output skew: 20ps typical
- Low additive phase jitter, RMS: 45fs typical (f_{REF} = 156.25MHz, 12kHz - 20MHz)
- Full 1.8V supply voltage mode
- Device current consumption (I_{DD}): 210mA typical
- Lead-free (RoHS 6), 40-lead VFQFN packaging
- -40°C to 85°C ambient operating temperature
- Supports case temperature up to 105°C

Block Diagram

8P34S2106 transistor count: 1113

Pin Assignments

Figure 1. Pin Assignments for 6mm x 6mm VFQFN Package – Top View

Pin Descriptions

Table 1. Pin Descriptions[a]

Number	Name	Type	Description
1	SELAB	Input [PU]	Control input. Output amplitude select for channel B.
2	CLKB	Input [PD]	Non-inverting differential clock/data input for channel B.
3	nCLKB	Input [PD/PU]	Inverting differential clock/data input for channel B.
4	VREFB	Output	Bias voltage reference for the CLKB, nCLKB input pairs.
5	V_{DDB}	Power	Power supply pin for the core and inputs of channel B.
6	V_{DDA}	Power	Power supply pin for the core and inputs of channel A.
7	VREFA	Output	Bias voltage reference for the CLKA, nCLKA input pairs.
8	nCLKA	Input [PD/PU	Inverting differential clock/data input for channel A.
9	CLKA	Input [PD]	Non-inverting differential clock/data input for channel A.
10	SELAA	Input [PU]	Control input. Output amplitude select for channel A.
11	V_{DDQA}	Power	Power supply pin for the channel A outputs QA[0:5]
12	QA0	Output	Differential output pair A0. LVDS interface levels.
13	nQA0	Output	Differential output pair A0. LVDS interface levels.
14	QA1	Output	Differential output pair A1. LVDS interface levels.
15	nQA1	Output	Differential output pair A1. LVDS interface levels.
16	QA2	Output	Differential output pair A2. LVDS interface levels.

Table 1. Pin Descriptions[a]

Number	Name	Type	Description
17	nQA2	Output	Differential output pair A2. LVDS interface levels.
18	QA3	Output	Differential output pair A3. LVDS interface levels.
19	nQA3	Output	Differential output pair A3. LVDS interface levels.
20	V_{DDQA}	Power	Power supply pin for the channel A outputs QA[0:5]
21	GND	Power	Power supply ground.
22	QA4	Output	Differential output pair A4. LVDS interface levels.
23	nQA4	Output	Differential output pair A4. LVDS interface levels.
24	QA5	Output	Differential output pair A5. LVDS interface levels.
25	nQA5	Output	Differential output pair A5. LVDS interface levels.
26	QB0	Output	Differential output pair B0. LVDS interface levels.
27	nQB0	Output	Differential output pair B0. LVDS interface levels.
28	QB1	Output	Differential output pair B1. LVDS interface levels.
29	nQB1	Output	Differential output pair B1. LVDS interface levels.
30	GND	Power	Power supply ground.
31	V_{DDQB}	Power	Power supply pin for the channel B outputs QB[0:5].
32	QB2	Output	Differential output pair B2. LVDS interface levels.
33	nQB2	Output	Differential output pair B2. LVDS interface levels.
34	QB3	Output	Differential output pair B3. LVDS interface levels.
35	nQB3	Output	Differential output pair B3. LVDS interface levels.
36	QB4	Output	Differential output pair B4. LVDS interface levels.
37	nQB4	Output	Differential output pair B4. LVDS interface levels.
38	QB5	Output	Differential output pair B5. LVDS interface levels.
39	nQB5	Output	Differential output pair B5. LVDS interface levels.
40	V_{DDQB}	Power	Power supply pin for the channel B outputs QB[0:5].
ePad	GND_EPAD	Power	Exposed pad of package. Connect to ground.

[a] Pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. *Pull-up* and *pull-down* refers to internal input resistors. See Table 5, *DC Input Characteristics,* for typical values.

Function Tables

Table 2. SELAA Output Amplitude Selection Table

SELAA	QA Output Amplitude (mV)
0	350
1 (default)	500

Table 3. SELAB Output Amplitude Selection Table

SELAB	QB Output Amplitude (mV)
0	350
1 (default)	500

Absolute Maximum Ratings

NOTE: The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8P34S2106 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 4. Absolute Maximum Ratings

Item	Rating
Supply voltage, V_{DD}[a]	4.6V
Inputs, V_I	-0.5V to 3.6V
Outputs, I_O Continuous current Surge current	10mA 15mA
Input sink/source, I_{REF}	±2mA
Maximum Junction Temperature, $T_{J,MAX}$	125°C
Storage Temperature, T_{STG}	-65°C to 150°C
ESD - Human Body Model[b]	2000V
ESD - Charged Device Model[b]	1500V

[a] V_{DD} denotes V_{DDA}, V_{DDB}.

[b]   According to JEDEC JS-001-2012/JESD22-C101E.

DC Electrical Characteristics

Table 5. DC Input Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input capacitance			2		pF
$R_{PULLDOWN}$	Input pull-down resistor			51		kΩ
R_{PULLUP}	Input pull-up resistor			51		kΩ

Table 6. Power Supply DC Characteristics, V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Units
V_{DDQA}, V_{DDQB}	Power supply voltage			1.71	1.8	1.89	V
V_{DDQA}, V_{DDQB}	Output supply voltage			1.71	1.8	1.89	V
I_{DDA} + I_{DDB} + I_{DDQA} + I_{DDQB}	Core and output supply current	QA[0:5], QB[0:5] outputs terminated 100Ω between nQx, Qx	500mV amplitude		300	390	mA
			350mV amplitude		210	275	mA

Table 7. LVCMOS Inputs DC Characteristics, V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input high voltage	SELAA, SELAB		$0.75 \cdot V_{DD}$[a]		V_{DD}[a] + 0.3	V
V_{IL}	Input low voltage	SELAA, SELAB		-0.3		$0.25 \cdot V_{DD}$[a]	V
I_{IH}	Input high current	SELAA, SELAB	$V_{IN} = V_{DD}$[a] = 1.89V			10	µA
I_{IL}	Input low current	SELAA, SELAB	V_{IN} = 0V, V_{DD}[a] = 1.89V	-150			µA

[a] V_{DD} denotes V_{DDA}, V_{DDB}.

Table 8. Differential Inputs Characteristics, V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input high current	CLKA, nCLKA CLKB, nCLKB	$V_{IN} = V_{DD}$[a] = 1.89V			150	µA
I_{IL}	Input low current	CLKA, CLKB	V_{IN} = 0V, V_{DD}[a] = 1.89V	-10			µA
		nCLKA, nCLKB	V_{IN} = 0V, V_{DD}[a] = 1.89V	-150			µA
VREFA, B	Reference voltage[b]		I_{REF} = +100µA, V_{DD}[a] = 1.8V	0.9		1.30	V

[a] V_{DD} denotes V_{DDA}, V_{DDB}.
[b]   VREF[A:B] specification is applicable to the AC-coupled input interfaces shown in *Figure 5 and Figure 6.*

Table 9. LVDS DC Characteristics, V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
ΔV_{OD}	V_{OD} Magnitude Change				50	mV
ΔV_{OS}	V_{OS} Magnitude Change				50	mV

AC Electrical Characteristics

Table 10. AC Electrical Characteristics, V_{DD} = 1.8V ± 5%, T_A = -40°C to 85°C [a]

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Units
f_{REF}	Input frequency					2	GHz
$\Delta V/\Delta t$	Input edge rate			1.5			V/ns
t_{PD}	Propagation delay[b], [c]	CLKA to any QAx, CLKB to any nQBx		100	255	400	ps
$t$sk(o)	Output skew[d], [e]				20	40	ps
$t$sk(b)	Output bank skew[e], [f]				10	25	ps
$t$sk(p)	Pulse skew[g]	f_{REF} = 100MHz			5	25	ps
$t$sk(pp)	Part-to-part skew[e], [h]					200	ps
t_{JIT}	Buffer Additive Phase Jitter, RMS; 500mV amplitude; refer to Additive Phase Jitter	f_{REF} = 156.25MHz; Integration range: 1kHz – 40MHz			60	80	fs
		f_{REF} = 156.25MHz square wave, V_{PP} = 1V; Integration range: 12kHz – 20MHz			45	60	fs
$\Phi_N(\geq 30M)$	Clock single-side band phase noise	$\geq$30MHz offset from carrier and noise floor			< -160		dBc/Hz
$t_{JIT, SP}$	Spurious suppression, coupling between channels	f_{QA} = 491.52MHz, f_{QB} = 61.44MHz; measured between neighboring outputs			-55		dB
		f_{QA} = 491.52MHz, f_{QB} = 15.36MHz; measured between neighboring outputs			-65		dB
t_R / t_F	Output rise/ fall time	10% to 90%, outputs loaded with 100Ω			150	400	ps
		20% to 80%, outputs loaded with 100Ω			90	160	ps
V_{PP}	Input voltage amplitude	CLKA, CLKB		0.15		1.2	V
V_{PP_DIFF}	Differential input voltage amplitude	CLKA, CLKB		0.3		2.4	V
V_{CMR}	Common mode input voltage[i]			1.1		V_{DD}[j] – ($V_{PP/2}$)	V
V_{OD}	Differential output voltage	SELAA, SELAB = 0, outputs loaded with 100Ω		247	350	454	mV
		SELAA, SELAB = 1, outputs loaded with 100Ω		350	500	650	mV
V_{OS}	Offset voltage	SELAA, SELAB = 0			0.8		V
		SELAA, SELAB = 1			0.7		V

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] Measured from the differential input crossing point to the differential output crossing point.

[c] Input V_{PP} = 400mV.

[d] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

[e] This parameter is defined in accordance with JEDEC Standard 65.

[f] Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

[g] Output pulse skew is the absolute value of the difference of the propagation delay times: $|t_{PLH} - t_{PHL}|$.

[h] Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

[i] Common Mode Input Voltage is defined as the cross-point voltage.

[j] V_{DD} denotes V_{DDA}, V_{DDB}.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

Figure 2. Additive Phase Jitter. Frequency: 156.25MHz, Integration range: 12kHz to 20MHz = 45fs typical

Offset from Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.

Measured using a Wenzel 156.25MHz Oscillator as the input source.

       October 20, 2016

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ground.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating there should be no trace attached.

VREFX

The unused VREFA and VREFB pins can be left floating. We recommend that there is no trace attached.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 3 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 1.8V and V_{DD} = 1.8V, R1 and R2 value should be adjusted to set V_1 at 0.9V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{DD} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

Figure 3. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL and other differential signals. The differential input signal must meet both the V_{PP} and V_{CMR} input requirements. *Figure 4 to Figure 6* show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

Figure 4. Differential Input Driven by an LVDS Driver - DC Coupling

Figure 5. Differential Input Driven by an LVDS Driver - AC Coupling

Figure 6. Differential Input Driven by an LVPECL Driver - AC Coupling

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω. The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in *Figure 7* can be used with either type of output structure. *Figure 8*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

Figure 7. Standard LVDS Termination

**Figure 8. Optional LVDS Termination**

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 9.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the application note on the *Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.*

Figure 9. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Case Temperature Considerations

This device supports applications in a natural convection environment which does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter Ψ_{JB} (Psi-JB) to calculate the junction temperature (T_J) and ensure it does not exceed the maximum allowed junction temperature in the Absolute Maximum Rating table.

The junction-to-board thermal characterization parameter, $\Psi_{JB,}$ is calculated using the following equation:

$T_J = T_{CB} + \Psi_{JB} \times P_{D,}$ where

T_J = Junction temperature at steady state condition in (^oC).

T_{CB} = Case temperature (Bottom) at steady state condition in (^oC).

Ψ_{JB} = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.

P_D = power dissipation (W) in desired operating configuration.

The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It's critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature (T_{CB}). A good connection ensures that temperature at the exposed pad (T_{CB}) and the board temperature (T_B) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

Example Calculation for Junction Temperature (T_J): $T_J = T_{CB} + \Psi_{JB} \times P_D$

Package type	40 VFQFN
Body size (mm)	6 x 6 x 0.9
ePad size (mm)	4.65 x 4.65
Thermal Via	4 x 4 Matrix
Ψ_{JB}	1.5^oC/W
T_{CB}	105^oC
P_D	0.71W

For the variables above, the junction temperature is equal to 106.1^oC. Since this is below the maximum junction temperature of 125^oC, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 115^oC, this device can function without the degradation of the specified AC or DC parameters.

Power Considerations

This section provides information on power dissipation and junction temperature for the 8P34S2106.
Equations and example calculations are also provided.

1. Power Dissipation.

The following is the power dissipation for V_{DD} = 1.8V + 5% = 1.89V, which gives worst case results.

Maximum current at 85°C: V_{DD_MAX} = 390mA.

- Power$_{\_MAX}$ = V_{DD_MAX} * I_{DD_MAX} = 1.89V * 390mA = **737.1mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 24.6°C/W per Table 11 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.7371W * 24.6°C/W = 103.1°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 11. Thermal Resistance θ_{JA} for 40-lead VFQFN, Forced Convection

| θ_{JA} (°C/W) vs. Air Flow (m/s)			
Meters per Second	0	1	2
40-Lead VFQFN Multi-Layer PCB, JEDEC Standard Test Boards	24.6	21.2	19.6

Package Drawings

Figure 10. 40-lead VFQFN Package Outline and Dimensions

Package Drawings, continued

Figure 11. 40-lead VFQFN Package Outline and Dimensions

SYMBOL	MIN	NOM	MAX	NOTE
b	0.18	0.25	0.30	4
D		6.00 BSC		
E		6.00 BSC		
D2	4.50	4.65	4.75	
E2	4.50	4.65	4.75	
L	0.30	0.40	0.50	
e		0.50 BSC		
k		0.275 REF.		
N		40		2
A	0.80	0.90	1.00	
A1	0.00	0.02	0.05	7
A3		0.2 REF		
Nd		10		2
Ne		10		2

NOTES:

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M. – 1994.
2. N IS THE NUMBER OF TERMINALS.
   Nd IS THE NUMBER OF TERMINALS IN X–DIRECTION &
   Ne IS THE NUMBER OF TERMINALS IN Y–DIRECTION.
3. ALL DIMENSIONS ARE IN MILLIMETERS.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.30mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. APPLIED TO EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
8. APPLIED ONLY FOR TERMINALS.
9. THIS OUTLINES CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO–220, VARIATION VJJC–3 & VJJD–5 WITH THE EXCEPTION OF D2 & E2.

REVISIONS

REV	DESCRIPTION	DATE	APPROVED
00	INITIAL RELEASE	02/4/16	JH

TOLERANCES UNLESS SPECIFIED
DECIMAL   ANGULAR
XX±   ±
XXX±
XXXX±

APPROVALS	DATE
DRAWN B&C	02/4/16
CHECKED	

IDT™
6024 SILVERCREEK VALLEY ROAD
SAN JOSE CA 95138
PHONE: (408) 284-8200
FAX: (408) 284-8591
www.IDT.com

TITLE NL/NLG 40 PACKAGE OUTLINE
6.0 x 6.0 mm BODY
EPAD 4.65 x 4.65 mm QFN

SIZE **C** | DRAWING No. PSC-4115-02 | REV 00
DO NOT SCALE DRAWING | SHEET 2 OF 3

Marking Diagram

```
IDT8P34S21
06NLGI
#YYWW$

● LOT
```

1. Line 1 and line 2 indicates the part number.
2. Line 3:
   ▪ "#" indicates stepping.
   ▪ "YYWW" indicates the date code (YY are the last two digits of the year, and "WW" is a work week number that the part was assembled.
   ▪ "$" indicates the mark code.

Ordering Information

Table 12. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8P34S2106NLGI	IDT8P34S2106NLGI		Tray	
8P34S2106NLGI8	IDT8P34S2106NLGI	40-Lead VFQFN, Lead-Free	Tape & Reel, Pin 1 Orientation: EIA-481-C	-40°C to 85°C
8P34S2106NLGI/W	IDT8P34S2106NLGI		Tape & Reel, Pin 1 Orientation: EIA-481-D/E	

Table 13. Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
8	Quadrant 1 (EIA-481-C)	
/W	Quadrant 2 (EIA-481-D/E)	

Revision History

Revision Date	Description of Change
October 20, 2016	Page 1, Features, added Device current consumption. Page 9, added Additive Phase Jitter section. Page 19, added Marking Diagram. Updated datasheet formatting.
July 28, 2016	Features Section - corrected phase jitter bullet spec from <50fs to 45fs.
July 8, 2016	Initial Final datasheet.

Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support