

AOZ1977-1

High Voltage LED Driver IC

General Description

The AOZ1977-1 is a high-efficiency LED driver controller for high voltage LED backlighting applications. It is designed to drive high-brightness LED light bar in LED TV applications. The AOZ1977-1 can support a wide range of input and output voltages. The input bias voltage of AOZ1977-1 is from 8V to 30V.

The AOZ1977-1 has multiple features to protect the regulator under fault conditions. A control pin can disable an external switch to disconnect the LEDs current path from the output in PWM dimming or under catastrophic failure conditions. Cycle-by-cycle current protection limits the peak inductor current. Thermal shutdown provides another level of protection.

Low feedback voltage (500mV) helps reduce power loss.

The AOZ1977-1 features sync function to allow for synchronization with external clock or multiple AOZ1977-1.

The AOZ1977-1 is available in a standard SO-16 package and operates over the temperature range of -40°C to +85°.


Features

- 8V to 30V input bias voltage
- Up to 16V driving capability at GATE pin and DPWM pin.
- Disconnect control pin for PWM dimming or fault conditions.
- Bi-directional Clock synchronization
- 500mV feedback regulation
- Feedback short protection
- 8 bit PWM dimming resolution
- Cycle-by-cycle current limit
- Output over-voltage protection
- LED short and open protection
- Thermal shutdown protection
- SO-16 package

Applications

- LCD TV LED backlight
- LED monitor
- General LED lighting

Typical Application








Ordering Information

Part Number	Temperature Range	Package	Environmental
AOZ1977AI-1	-40°C to +85°C	SOIC-16	Green



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.

Pin Configuration



Pin Description

Part Number	Pin Name	Pin Function
1	VIN	Input Supply Pin.
2	VDD	Internal 8V Linear Regulator Output Pin for GATE Driver. Connect a minimum 0.22µF ceramic capacitor from VDD to ground.
3	GATE	External Boost NMOS Gate Controller Pin. Connect to the gate of external NMOS switch.
4	GND	Ground Pin.
5	CS	NMOS Switch Current Sense Pin.
6	TIMER	Sets feedback short protection blanking time at start up. Connect C _{TIMER} to GND
7	OSC	Frequency Set Pin. Connect Rosc to ground via a resistor to set the switching frequency.
8	SYNC	Frequency Synchronous Pin. Connect SYNC to external clock for desired switching frequency or connect to multiple controllers for phase locked frequency synchronization.
9	ILIM	Current limit Set Pin.
10	VREF	Reference Voltage.
11	DPWM	Fault and Dimming control output Pin. DPWM=High for LED connect. DPWM=Low for LED disconnect. Connect to the gate of external NMOS switch.
12	OVP	Over-Voltage Feedback Input Pin. Use a voltage divider to set the boost regulator output over-voltage protection threshold.
13	DBRT	PWM Brightness Control Input. DBRT controls the LED brightness by turning the LED on and off using a PWM signal. The brightness is proportional to the PWM duty cycle.
14	COMP	Compensation Pin. COMP is the output of the internal error amplifier. For loop compensation connect a RC network from COMP to ground.
15	ISET	LED Current Set Pin. Connect ISET to VREF resistor divider to set the LED current level.
16	FB	Feedback Input Pin. Connect to sense resistor at LED string.

Rev. 1.0 November 2011 www.aosmd.com Page 2 of 16



Pin Functions

Pin1: VIN

This is the input power for the controller IC. If the input of the boost converter is less than 30V, VIN can be connected directly to the boost supply voltage. If the boost supply voltage is higher than 30V, a separate supply rail between 8V to 30V is required for the VIN pin. It is recommended that an RC filter should be added between VIN and boost supply voltage if they are connected directly.

Please note that when VIN is not directly connected to the boost supply voltage, proper power up sequence will be required. Boost supply voltage must be ready before powering up VIN. There is no power down sequence required.

Pin2: VDD

This is the output of an internal 8V regulator. It requires a $2.2\mu F$ decoupling capacitor to be connected to ground. The internal regulator can be over-driven by external supply between 8V to 16V if higher gate drive is desired.

PIN3: GATE

This is the driver output for the gate of boost NMOS switch. The GATE = high voltage is equal to VDD voltage. It is recommended to add a 1Ω resistor between this pin and the NMOS gate. The resistor value can be optimized depending on the switching frequency and selection of the NMOS switch.

PIN4: GND

This is the signal and power ground for the IC controller. It is recommended that all the low current paths are connected to this pin as close as possible to the IC controller. It is not recommended to connect any output or input filter capacitors and any current sense resistors to this pin directly. The IC controller ground should be an island around the IC connected to the PWR GND at a single point in the layout.

PIN5: CS

This is the input for peak current sense. This pin serves the functions of current feedback, peak current limit detection, and fault current detection. The pin current limit is set by the voltage defined at **PIN9 ILIM**. The current limit is defined as voltage at ILIM divided by the sense resistor connected from this pin to ground.

If CS pin detect a fault current detection such as short circuit condition, it will trigger a fault signal. The IC controller will latch-off until VIN is toggled.

PIN6: TIMER

Startup-short protection timer. Connecting this pin to GND via a capacitor, sets the time the controller allows Feedback voltage to remain below 0.19V during start up. If voltage at FB remains below 0.19V after set time has expired, the controller will shut down and latch off.

After the power-up sequence is completed, the TIMER pin will have no effect. The controller will instantaneously latch-off whenever feedback voltage drops below 0.19V.

For most designs it is recommended to use no less than 100nF capacitor.

$$TIMER = C_{TIMER} / 1.25 \mu A$$

Note that DBRT must be applied before C_{TIMER} times out.

PIN7: ROSC

This is the pin to select the switching frequency for the boost controller. A resistor should be connected between this pin to ground. The switching frequency is determined by the following equation:

$$F_{SW} = 1/(R_{OSC}\Omega \times 10pF)$$

It is recommended that the switching frequency for normal operation should be between 50KHz to 350KHz.

Pin8: SYNC

This is a bidirectional pin for oscillator clock synchronization. Clock synchronization will choose either the internal clock or the external clock through this pin, whichever is faster. The faster external clock must be ready before power is applied to this IC controller. If the internal clock is faster, the SYNC pin will have the same frequency as the internal clock. When multiple IC controllers are used in the design, it is recommended to connect all SYNC pins together. This will reduce the interference of "beat" frequencies associated with multiple switching frequencies.



PIN9: ILIM

This is the current limit set point. The voltage at this pin will determine the CS current limit threshold detected at **PIN5 CS**. The voltage can be derived from a resistor divider from the 1.2V reference voltage at **Pin10 VREF**. To minimize power consumption, it is recommended that the total resistance for the divider is approximately $20k\Omega$.

Pin10: VREF

This is a 1.2V voltage reference for all external bias. This reference voltage can be used for **Pin15 ISET** and **Pin9 ILIM** bias.

Pin11: DPWM

This is the driver output for the gate of the LED current control NMOS switch. DPWM = low if **PIN13 DBRT** signal is low or fault condition is triggered. The DPWM = high if **PIN13 DBRT** signal is high under normal operation. The high voltage is equal to VDD voltage. It is recommended to add a 1Ω resistor between this pin and the NMOS gate. The resistor value can be optimized depending on the switching frequency and selection of the NMOS.

PIN12: OVP

This is the input for LED Over-Voltage Protection. OVP monitors the LED output voltage through a resistor divider. When the voltage at this pin is higher than 1V, the controller will stop switching immediately until VIN power is toggled.

Pin13: DBRT

This is the input for digital brightness control. A PWM logic signal is applied to this pin to vary the brightness of the LED. The brightness of the LED is proportional to the duty cycle of the PWM logic signal. The input signal will control the output driver at **DPWM** pin. This input pin cannot be left floating.

Power up sequencing is important. DBRT logic must be HIGH before VIN is higher than UVLO threshold.

Pin14: COMP

This is for feedback loop compensation. It is the output of the error amplifier that controls PWM logic for the boost controller. An RC network should be used to generate the compensation for boost feedback loop.

Pin15: ISET

This is for full scale LED current setting. A reference voltage between 0.5V and 0.8V should be applied to this pin. The voltage can be derived from a resistor divider from the 1.2V reference voltage at **Pin10 VREF**. To minimize power consumption, it is recommended that the total resistance for the divider is approximately $20k\Omega$. The **FB** voltage will regulate to this voltage level. The full scale LED current is derived by the **FB** voltage divided by the Sense resistor.


Pin16: FB

This is the feedback input for boost controller. This pin should connect to a resistor that senses the LED current. The **FB** voltage will be regulated to **ISET** voltage to determine the desired LED current when LED current control NMOS switch is on.

If the FB voltage drops below 0.19V the controller interprets this condition as either shorted FB sense resistor or LED cathode shorted to GND or output shorted to GND and will immediately shutdown and latch off .



Functional Block



Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
VIN to GND	-0.3V to +32V
GATE, FAULTB to GND	-0.3V to +16V
VDD to GND	-0.3V to +16V
PWMDIM, OSC, ISET, COMP, FB TIMER, SYNC, CS. ILIM, VREF, OVP, to GND	-0.3V to +6V
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating ⁽¹⁾	2kV

Note:

 Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5kΩ in series with 100pF.

Recommended Operating Ratings

This device is not guaranteed to operate beyond the Recommended Operating Ratings.

Parameter	Rating
Supply Voltage (V _{VIN})	8V to 30V
Ambient Temperature (T _A)	-40°C to +85°C
Package Thermal Resistance	
SOIC-16 (⊕ _{JA})	105°C/W

Rev. 1.0 November 2011 **www.aosmd.com** Page 5 of 16



Electrical Characteristics


 $T_A = 25$ °C, $V_{IN} = 24$ V unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V_{VIN}	VIN Supply Voltage		8		30	V
I _{VIN} ON	VIN Quiescent Current	Not Switching			2	mA
V _{UVLO_RISE}	VIN UVLO Threshold	VIN rising		7	7.3	V
V _{UVLO_FALL}		VIN falling	6.2	6.5	7.5	v
V _{VIN} _HYS	VIN UVLO Hysteresis			500		mV
V_{VDD}	VDD Regulation Voltage	$8.5V < V_{VIN} < 30V$	7.5	8	8.5	V
Oscillator						
F_SW	Switching Frequency	$R_{OSC} = 1M\Omega$	85	100	115	kHz
		$R_{OSC} = 285k\Omega$	298	350	402	KITZ
T _{ON}	Minimum ON Time (PWM)	$R_{OSC} = 1M\Omega$		150	200	ns
GATE Drive	r					
I _{GATE_SOURCE}	Source Current	GATE = 0V. VDD = 8V	200	250		mA
I _{GATE_SINK}	Sink Current	GATE = 8V. VDD = 8V	400	450		mA
Ta.== =:==	Rise Time	C _{GATE} = 1nF. VDD = 8V		50	85	ns
T _{GATE_RISE}	Kise Tille	10% to 90% of VDD		50	00	115
T _{GATE FALL}	Fall Time	$C_{GATE} = 1nF. VDD = 8V$		25	45	ns
GATE_FALL	T dill Tillic	90% to 10% of VDD		20	10	113
Inputs						
I _{CS}	CS Input Current	CS = 0.3V			5	μA
I _{ISET}	ISET Input Current	ISET = 0.5V			5	μA
I _{ILIM}	ILIM Input Current	ILIM = 0.4V (140% of CS)			5	μA
I_{DBRT}	DBRT Input Current	DBRT = 5V			5	μA
I _{OVP}	OVP Input Current	OVP = 1.2V			5	μA
I_{FB}	FB Input Current	FB = 0.5V			5	μA
F_{DBRT}	DBRT Dimming Frequency	PWM minimum ON time >9µs	100		2000	Hz
Outputs						
I _{VREF}	VREF Output Source Current	R_{VREF} = $6k\Omega$ to GND			200	μA
V_{VREF}	VREF Reference Voltage	R_{VREF} = $6k\Omega$ to GND	1.188	1.2	1.212	V
Protection			•		•	
VILIM	Current Limit Set	CS = 0.3V	126	133	140	% of V _{cs}
V _{OVP}	OVP Threshold Voltage		0.9	1	1.1	V
V _{OVP_HYS}	OVP Hysteresis			200		mV
I _{TIMER}	TIMER Charge Current			1.25		μA
T _{THERMAL_SD}	Thermal Shutdown Threshold			145		°C
T _{THERMAL_HYS}	Thermal Shutdown Hysteresis			35		°C
DPWM Drive						
I _{DPWM_SOURCE}	DPWM Source current	GATE = 0V	36			mA
I _{DPWM_SINK}	DPWM Sink current	GATE = 8V	46			mA
Logic Input						
V _{DBRT_HI}	DBRT Logic High		2.0			V
V _{DBRT_LO}	DBRT Logic Low				0.8	V
- DDRT_LO	_ · · · · · · · · · · · · · · · · · ·		1	1		





Typical Performance Characteristics

Switching Waveforms of Gate, Inductor Current and LX Voltage: VLED = 200V, ILED = 200mA















PWM Dim Waveforms: VIN = 100V, 200V LED / 200mA, DBRT = 400Hz















Additional Waveforms


PVIN = 100V, VLED = 200V, ILED = 200mA, FSW = 100kHz
















Detailed Description

The AOZ1977-1 is a boost DC/DC controller designed to power a series of LEDs by regulating the current into an LED string. The LED current information is provided to the system through the sense resistor RFB at the bottom of LED string, between FB and GND pins.

Protection Features

Over-Current Protection at Boost Switch

The current limit is a function of RS resistor value at CS pin and the voltage setting at ILIM pin. The voltage at ILIM is directly compared to the sense voltage at CS pin. When CS voltage reaches ILIM set voltage, current limit protection triggers and the boost switch will be turned off immediately until the next clock cycle. To make sure that current limit protection does not affect the normal operation, the current limit should be set at least 30% higher than the inductor peak current. However, the voltage at ILIM must be less than 0.4V. When CS voltage is higher than 0.4V, fault detection is active and it might affect the normal operation. ILIM voltage is generated by connecting a resistor divider (RL1 and RL2 in typical application diagram) from 1.2V VREF pin to ILIM and GND pins. To minimize power consumption, it is recommended that the total resistance for the divider is approximately $20k\Omega$.

For example:

If peak current is 0.55A. 30% higher is 0.72A. CS voltage is 0.72A * 0.55 Ω = 0.4V.

Over-Voltage Protection at Output

Over-voltage protection is monitoring the LED output voltage through a resistor divider (Rov1 and Rov2 in Typical Application Circuit) from VOUT to OVP and GND pins. When the voltage at this pin is higher than 1V, the controller will stop switching immediately and will latch off until VIN is recycled.

LED Short Protection

When FB voltage exceeds 1V, the system will consider some or all LEDs are shorted instantaneously. Under this condition, the controller will latch off until VIN is recycled.

LED Open Protection

When all LEDs are open, the system will respond by boosting the output voltage. Once the output voltage reaches the OVP threshold, OVP protection will trigger, controller will latch off until VIN is recycled.

Feedback short

AOZ1977-1 also protects against shorted feedback sense resistor or LED cathode shorted to GND. The controller will latch off when feedback voltage drops to 0.19V or below.

Thermal Protection

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and all drivers if the junction temperature exceeds 145°C.



Application Information

Inductor Selection

Inductor choice will be affected by many parameters, like duty cycle based on input/output setting, switching frequency, full scale LED current level, and mode of operations. Boost controller can operate under discontinuous mode, continuous mode, or critical conduction mode. For high voltage boost LED driver applications, it is recommended to use critical conduction mode for good stability and best efficiency.



Inductor Current in Critical Conduction Mode

$$Input_Current = I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$

In critical conduction mode:

$$IL_{PFAK} = di = 2 \times I_{IN}$$

The duty cycle for the boost DC/DC system is defined as:

$$Duty_Cycle = D = \frac{V_{OUT} - V_{IN(MIN)}}{V_{OUT}}$$

To determine the ON time for the boost switch:

$$ON_time = dt = \frac{D}{F_{SW}}$$

For the application with VIN=100V, VOUT=200V, LED current=200mA:

$$I_{IN} = \frac{200V \times 0.2A}{90V} = 0.44A$$

$$di = 2 \times 0.44A = 0.89A$$

$$D = \frac{200V - 90V}{200V} = 0.55$$

The inductor value is determined by:

$$L = \frac{dt \times V_{IN}}{di} = \frac{5.5 \,\mu\text{s} \times 90V}{0.88A} = 560 \,\mu\text{H}$$

After the inductor value is calculated, we need to consider the DCR resistance and the Isat saturation current of the inductor. Inductor DCR is inversely proportional to the Isat. It is recommended to select an inductor for which the Isat value should be at least 50% higher than the ILpeak value. To minimize EMI

effect, it is always preferable to use shielded type inductors.

Diode Selection

It is recommended to use fast recovery diode for D1. For most applications, Schottky diodes with correct current and voltage rating are suitable. The diode current rating should be at least higher than the full scale LED current. The diode voltage rating should be higher than the OVP level of VOUT voltage.

Output Capacitors

The amount and type of capacitor used is mainly determined by the design output ripple (V_{RIPPLE}) requirement:

$$C_{OUT} = \frac{I_{OUT}}{V_{RIPPLE}} \times \frac{D}{F_{SW}}$$

When selecting output capacitors, it is more important to check the effective ESR of the capacitor than the actual capacitance value. For examples, a $10\mu F$ capacitor with 0.02Ω ESR will handle higher ripple current but produce less output ripple than a $33\mu F$ capacitor with 0.04Ω ESR. It is recommended to use low ESR MLCC ceramic capacitors. For high voltage cost effective application, multiple Electrolytic capacitors in parallel will reduce the total effective ESR.

Input Capacitors

The input capacitors for boost converters do not require low ESR due to the fact that the input current is continuous. Also, they do not contain large peak current as compared to the output capacitors.

The ripple current at the input capacitor is:

$$I_{IN_RIPPLE} = \frac{0.3 \times V_{IN} \times (V_{OUT} - V_{IN})}{F_{SW} \times L \times V_{OUT}} = 0.17A$$

where,

 F_{SW} is the switching frequency, 100KHz in this example.

Electrolytic capacitors should work well with the appropriate voltage and ripple current rating, it is not recommended to use Tantalum capacitors because Boost converters do exhibit high surge currents during startup which can cause tantalum capacitors to fail.



Current Sense Resistors

There are two current sense resistors in this application, an LED current sense resistor RFB and a Boost switch current sense resistor RS.

RFB LED current sense resistor is set by:

$$RFB = \frac{ISET_VOLTAGE}{LED_CURRENT} = \frac{0.5V}{0.2A} = 2.5\Omega$$

LED current is a function of ISET voltage and RFB resistance. ISET voltage is generated by connecting a resistor divider (Rr1 and Rr2 in typical application diagram) from 1.2V VREF pin to ISET and GND pins. To minimize power consumption, it is recommended that the total resistance for the divider is approximately $20k\Omega$.

RS boost switch current sense resistor is set by:

$$RS = \frac{0.3V}{Inductor Peak Current} = \frac{0.3V}{0.8A} = 0.375\Omega$$

For typical application, we recommend to set the voltage at CS to approximately 0.3V when inductor current reaches the peak, and 0.4V at ILIM pin set by R11 and R12 divided from 1.2V VREF.

Boost Feedback Loop Compensation

The AOZ1977-1 employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It greatly simplifies the compensation loop design.

With peak current mode control, the boost power stage can be simplified to be a one-pole, one left plane zero and one right half plane (RHP) system in frequency domain. The pole is dominant pole and can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_O \times R_L}$$

The zero is a ESR zero due to output capacitor and its ESR can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_{O} \times ESR_{CO}}$$

where.

Co is the output filter capacitor,

R_L is load resistor value, and

ESR_{CO} is the equivalent series resistance of output capacitor.

The RHP zero has the effect of a zero in the gain causing an imposed +20dB/decade on the roll off, but has the effect of a pole in the phase, subtracting 90° in the phase. The RHP zero can be calculated by:

$$f_{Z2} = \frac{V_{IN}^2}{2\pi \times L \times I_O \times V_O}$$

The RHP zero obviously can cause the instable issue if the bandwidth is higher. It is recommended to design the bandwidth to lower than the one half frequency of RHP zero.

The compensation design is actually to shape the converter close loop transfer function to get desired gain and phase. Several different types of compensation network can be used for AOZ1977-1. For most cases, a series capacitor and resistor network connected to the COMP pin sets the polezero and is adequate for a stable high-bandwidth control loop.

In the AOZ1977-1, FB pin and COMP pin are the inverting input and the output of internal transconductance error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where

 G_{EA} is the error amplifier transconductance, which is $200\cdot10^{-6}\,\text{A/V}$,

G_{VEA} is the error amplifier voltage gain, which is 1000

V/V. and

C_C is compensation capacitor.

The zero given by the external compensation network, capacitor C_{C} and resistor R_{C} , is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$


Choosing the suitable C_{C} and R_{C} by trading-off stability and bandwidth.



PCB Layout Consideration

Correct layout practices are essential for a working design that will meet expectations. It is recommended to use two-layer board for the design. However, a single layer board would be sufficient if basic layout rules are followed. In any SMPS layout, external components should be grouped into Power or IC control. From typical application circuit, there are two GND symbols. The striped one is for Power GND and the solid one is for Signal/Control GND. Both symbols are connected to a single point connection on the layout. All Power connections should be as short and

wide as possible in order to reduce undesired parasitic inductance. The output capacitors should be physically placed in the current path between the SMPS and the load. Input capacitors should be placed as close as possible to the input side of the inductor. To prevent interference and system noise, it is critical that the switch node connection for boost switch, inductor, and output diode must be as short and close as possible. A GND copper layer covers the top layer to help shield the noise. For two-layer board, it is essential that the GND plane under this switching node should be filled and uninterrupted




Single Point Connection: Connecting PWR GND and Signal GND

Rev. 1.0 November 2011 www.aosmd.com Page 13 of 16



Package Dimensions, SOIC-16L



Dimensions in millimeters

Symbols	Min.	Nom.	Max.
Α	1.35	1.60	1.75
A1	0.10	_	0.25
A2	_	1.45	_
b	0.33	_	0.51
С	0.19	_	0.25
D	9.80	_	10.00
E1	3.80	3.90	4.00
е	1.27 TYP		
E	5.80	6.00	6.20
L	0.40	_	1.27
θ	0°	_	8°
b C D E1 e E	0.19 9.80 3.80 5.80 0.40	— — 3.90	0.25 10.00 4.00 6.20 1.27

Dimensions in inches

Dimensione in menee					
Symbols	Min.	Nom.	Max.		
Α	0.053	0.063	0.069		
A1	0.004	_	0.010		
A2	_	0.057	_		
b	0.013	_	0.020		
С	0.007	_	0.010		
D	0.386	_	0.394		
E1	0.150	0.154	0.157		
е	0.050 TYP				
Е	0.228	0.236	0.244		
L	0.016	_	0.050		
θ	0°	_	8°		

Notes:

UNIT: mm


- 1. All dimensions are in millimeters.
- 2. Dimensions are inclusive of plating
- 3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
- 2. Dimension L is measured in gauge plane.
- 3. Tolerance is 0.10mm unless otherwise specified.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

Rev. 1.0 November 2011 **www.aosmd.com** Page 14 of 16




Tape and Reel Dimensions, SOIC-16L


Carrier Tape



Reel




Leader/Trailer and Orientation





Part Marking



This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha and Omega Semiconductor reserves the right to make changes at any time without notice.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.0 November 2011 www.aosmd.com Page 16 of 16