# **Power MOSFET**

# 60 V, 15 m $\Omega$ , 39 A, Single N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFS5885NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

# **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Paran	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage	V <sub>GS</sub>	±20	V		
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	I <sub>D</sub>	39	Α
rent R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)	Steady	T <sub>mb</sub> = 100°C		28	
Power Dissipation	State	T <sub>mb</sub> = 25°C	P <sub>D</sub>	54	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		T <sub>mb</sub> = 100°C		27	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	10.2	Α
rent R <sub>0JA</sub> (Notes 1 & 3)	Steady	T <sub>A</sub> = 100°C		7.2	
Power Dissipation	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	179	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	46	Α
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 10 V, $I_{L(pk)}$ = 18 A, L = 0.3 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	49	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	2.8	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.




# ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	15 mΩ @ 10 V	00.4
60 V	21 mΩ @ 4.5 V	39 A



**N-CHANNEL MOSFET** 



A = Assembly Location

Y = Year W = Work Week ZZ = Lot Traceability

### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•			•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		60			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$				1.0	μΑ
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$				±100	nA
ON CHARACTERISTICS (Note 4)	•		•		•		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub>	= 250 μA	1.5		2.5	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A			11.6	15	mΩ
					15.2	21	
CHARGES AND CAPACITANCES	•	•			•	•	
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			1340		pF
Output Capacitance	C <sub>oss</sub>				125		
Reverse Transfer Capacitance	C <sub>rss</sub>				85		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$			12		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.1		nC
Gate-to-Source Charge	Q <sub>GS</sub>				4.0		
Gate-to-Drain Charge	$Q_{GD}$				6.3		
Total Gate Charge	Q <sub>G(TOT)</sub>				21		nC
SWITCHING CHARACTERISTICS (No	ote 5)		•		•		
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V	<sub>'DS</sub> = 48 V,		64		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 15 \text{ A}, R_G = 2.5 \Omega$			18		ns -
Fall Time	t <sub>f</sub>				52		
DRAIN-SOURCE DIODE CHARACTEF	RISTICS				•		•
Forward Diode Voltage V <sub>SD</sub>	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	1.2	٧
	I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.7			
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/μs, l <sub>S</sub> = 15 A			20		
Charge Time	t <sub>a</sub>				15		ns
Discharge Time	t <sub>b</sub>				5.0		1

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

# **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response


## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5885NLT1G	V5885L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5885NLWFT1G	5885LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5885NLT3G	V5885L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5885NLWFT3G	5885LW	DFN5 (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

**DFN5 5x6, 1.27P** (**SO-8FL**) CASE 488AA ISSUE H



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative