


Description

This N-channel MOSFETs use advanced trench technology and design to provide excellent RDS(on) with low gate charge. It can be used in a wide variety of applications.

Features

BVDSS	RDS(on)	ID
100V	0.3Ω	30A

- 1) Low gate charge.
- 2) Green device available.
- 3) Advanced high cell density trench technology for ultra RDS(ON)
- 4) Excellent package for good heat dissipation.



TO-220

Absolute Maximum Ratings $T_c=25^\circ\text{C}$,unless otherwise noted

Symbol	Parameter	Ratings	Units
VDS	Drain-Source Voltage	100	V
VGS	Gate-Source Voltage	±20	V
ID	Continuous Drain Current-1	30	A
	Continuous Drain Current-T=100°C	10	
	Pulsed Drain Current2	56	
EAS	Single Pulse Avalanche Energy3	8.8	mJ
PD	Power Dissipation4	88	W
TJ, TSTG	Operating and Storage Junction Temperature Range	-55 to +175	°C

Thermal Characteristics

Symbol	Parameter	Ratings	Units
$R_{\theta JC}$	Thermal Resistance ,Junction to Case1	62	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient1	1.7	

Package Marking and Ordering Information

Part NO.	Marking	Package
KSM540	KSM540	TO-220

Electrical Characteristics $T_c=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{DS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	100	—	—	V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=0\text{V}, \text{V}_{\text{GS}}=32\text{V}$	—	—	25	μA
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{DS}}=\pm20\text{V}, \text{V}_{\text{GS}}=0\text{A}$	—	—	±100	nA
On Characteristics						
$\text{V}_{\text{GS(th)}}$	GATE-Source Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{DS}}, \text{I}_D=250\mu\text{A}$	2.0	—	4.0	V
$\text{R}_{\text{DS(ON)}}$	Drain-Source On Resistance ²	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=6\text{A}$	—	—	0.3	Ω
		$\text{V}_{\text{DS}}=2.5\text{V}, \text{I}_D=5\text{A}$	—	—	—	---
G_{FS}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=12\text{A}$	5.1	—	—	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $f=1\text{MHz}$	—	670	—	pF
C_{oss}	Output Capacitance		—	250	—	
C_{rss}	Reverse Transfer Capacitance		—	60	—	
Switching Characteristics						
$\text{t}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DS}}=20\text{V},$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{GEN}}=3.3\Omega$	—	10	—	ns
t_r	Rise Time		—	34	—	ns
$\text{t}_{\text{d(off)}}$	Turn-Off Delay Time		—	23	—	ns
t_f	Fall Time		—	24	—	ns
Q_g	Total Gate Charge	$\text{V}_{\text{GS}}=4.5\text{V}, \text{V}_{\text{DS}}=20\text{V},$ $\text{I}_D=6\text{A}$	—	—	26	nC
Q_{gs}	Gate-Source Charge		—	—	5.5	nC
Q_{gd}	Gate-Drain "Miller" Charge		—	—	11	nC
Drain-Source Diode Characteristics						
V_{SD}	Source-Drain Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=1\text{A}$	—	—	2.5	V
t_{rr}	Reverse Recovery Time	$\text{I}_F=7\text{A}, \text{di}/\text{dt}=100\text{A}/\mu\text{s}$	—	150	280	ns
Q_{rr}	Reverse Recovery Charge		—	0.85	1.7	nC

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board 2OZ copper.
2. The data tested by pulse width≤300us,duty cycle≤2%
3. The EAS data shows Max.rating.The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, i_{AS}=17.8A$
4. The power dissipation is limited by 150°C junction temperature.

Typical Characteristics $T_J=25^{\circ}\text{C}$ unless otherwise noted




Fig. 1 Typical Output Characteristics,
 $TC = 25^{\circ}\text{C}$




Fig. 2 Typical Transfer Characteristics




Fig. 3 Typical Output Characteristics,
 $TC = 175^{\circ}\text{C}$







Fig. 4 - Normalized On-Resistance vs.
Temperature

KERSMI ELECTRONIC CO.,LTD.
100V N-channel MOSFET



**Fig. 5 - Typical Capacitance vs.
Drain-to-Source Voltage**



**Fig. 6 - Typical Source-Drain
Diode Forward Voltage**



**Fig. 7 - Typical Gate Charge vs.
Gate-to-Source Voltage**



**Fig. 8 - Maximum Safe
Operating Area**




Fig. 9 - Maximum Effective Transient Thermal Impedance, Junction-to-Case