

NBM[™] Bus Converter NBM6123x60E12A7yzz





Non-Isolated, Fixed Ratio DC-DC Converter

Features

- Up to 170 A continuous output current
- 2944 W/in³ power density
- · Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 6123 through-hole ChiP package
 - 2.402" x 0.990" x 0.286" (61.00 mm x 25.14 mm x 7.26 mm)

Typical Applications

- DC Power Distribution
- High End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High Density Power Supplies
- Communications Systems
- Transportation

| Product Ratings | | | | | | |
|---|--------------------------|--|--|--|--|--|
| V _{PRI} = 54 V (36 – 60 V) | P_{SEC} = up to 2000 W | | | | | |
| V _{SEC} = 10.8 V (7.2 – 12.0 V) (NO LOAD) | K = 1/5 | | | | | |

Product Description

The VI Chip® Non-Isolated Bus Converter (NBM™) is a high efficiency Sine Amplitude Converter™ (SAC™), operating from a 36 to 60 VDC primary bus to deliver a non-isolated, ratiometric output from 7.2 to 12.0 VDC.


The NBM6123x60E12A7yzz offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a POL regulator to be located at the primary side of the NBM module. With a primary to secondary K factor of 1/5, that capacitance value can be reduced by a factor of 25x, resulting in savings of board area, material and total system cost.

Leveraging the thermal and density benefits of Vicor's ChiP packaging technology, the NBM module offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components, enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes, quickly and predictably.

The NBM non-isolated topology allows operation in forward and reverse directions and provides bidirectional protections. However if power train is disabled by any protection, and V_{SEC} is present, then voltage equal to V_{SEC} minus two diode drops will appear on primary side.




Typical Application



NBM6123x60E12A7yzz+ Point of Load

Pin Configuration



Pin Descriptions

| Pin Number | Signal Name | Туре | Function |
|---------------------------------------|-------------------|---------------------------|--|
| 11, J1, K1, L1 | +V _{PRI} | PRIMARY POWER | Positive primary transformer power terminal |
| l'2 | TM | OUTPUT | Temperature Monitor; Primary side referenced signals |
| J′2 | EN | INPUT | Enables and disables power supply; Primary side referenced signals |
| K′2 | VAUX | OUTPUT | Auxilary Voltage Source; Primary side referenced signals |
| L'2 | SGND | SIGNAL RETURN | Signal return terminal only. Do not connect to PGND |
| A1, D1, E1, H1, A'2, D'2, E'2, H'2 | +V _{SEC} | SECONDARY POWER | Positive secondary transformer power terminal |
| B1, C1, F1, G1 B'2, C'2, F'2, G'2 | PGND* | SECONDARY POWER RETURN | Transformer power return terminal |

^{*}For proper operation an external low impedance connection must be made between listed -PGND1 and PGND2 terminals.



Part Ordering Information

| Product Function | Package Size | Package Mounting | Max Primary Input Voltage | Range Identifier | Max Secondary Voltage | Secondary Output Current | Temperature Grade | Option |
|---|------------------|------------------------------|------------------------------|---------------------|-----------------------------|--------------------------------|--|---|
| NBM | 6123 | Х | 60 | E | 12 | A7 | у | ZZ |
| Non-isolated Bus Converter Module | 61 = L 23 = W | T = TH S = SMT | 60 V | 36 – 60 V | 12 V No Load | 170 A | T = -40°C - 125°C M = -55°C - 125°C | 00 = Analog Ctrl 01 = PMBus Ctrl 0R = Reversible Analog Ctrl 0P = Reversible PMBus Ctrl |

All products shipped in JEDEC standard high profile (0.400" thick) trays (JEDEC Publication 95, Design Guide 4.10).

Standard Models

| Product Function | Package Size | Package Mounting | Max Primary Input Voltage | Range Identifier | Max Secondary Voltage | Secondary Output Current | Temperature Grade | Option |
|---------------------|-----------------|---------------------|------------------------------|---------------------|-----------------------------|--------------------------------|----------------------|--------|
| NBM | 6123 | Т | 60 | E | 12 | A7 | Т | OR |

Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

| Parameter | Comments | Min | Max | Unit |
|--|----------|------|-----|------|
| +V _{PRI_DC} to -V _{PRI_DC} | | -1 | 80 | V |
| V_{PRI_DC} or V_{SEC_DC} slew rate (operational) | | | 1 | V/μs |
| +V _{SEC_DC} to -V _{SEC_DC} | | -1 | 16 | V |
| TM to -V _{PRI_DC} | | | 4.6 | V |
| EN to -V _{PRI_DC} | | -0.3 | 5.5 | V |
| VAUX to -V _{PRI_DC} | | | 4.6 | V |

Electrical Specifications

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | | | |
|---|----------------------------|---|-----------|------|------|-----------|--|--|--|
| G | eneral Powetra | in PRIMARY to SECONDARY Specification (Forward D | irection) | | | | | | |
| Primary Input Voltage range, | | Triman to secondary specification (Forward S | | | | | | | |
| continuous | V _{PRI_DC} | | 36 | | 60 | V | | | |
| V _{PRI} μController | $V_{\mu C_ACTIVE}$ | V_{PRI_DC} voltage where μC is initialized, (ie VAUX = Low, powertrain inactive) | | | 15 | V | | | |
| PRI to SEC Input Quiescent Current | I _{PRI Q} | Disabled, EN Low, $V_{PRI_DC} = 54 \text{ V}$ | | 7 | | mA | | | |
| Thi to see input Quiescent current | 'PKI_Q | T _{INTERNAL} ≤ 100°C | | | 12 | | | | |
| | | $V_{PRI_DC} = 54 \text{ V}, T_{INTERNAL} = 25^{\circ}\text{C}$ | | 10 | 12 | | | | |
| PRI to SEC No Load Power | P _{PRI_NL} | $V_{PRI_DC} = 54 \text{ V}$ | 8 | | 19 | W | | | |
| Dissipation | · FIN_INL | V_{PRI_DC} = 36 V to 60 V, $T_{INTERNAL}$ = 25 °C | | | 14 | VV | | | |
| | | $V_{PRI_DC} = 36 \text{ V to } 60 \text{ V}$ | | | 22 | | | | |
| PRI to SEC Inrush Current Peak | I _{PRI_INR_PK} | V_{PRI_DC} = 60 V, C_{SEC_EXT} = 3000 μ F, R_{LOAD_SEC} = 20% of full load current | | 15 | | А | | | |
| | | T _{INTERNAL} ≤ 100°C | | | 50 | | | | |
| DC Primary Input Current | I _{PRI_IN_DC} | At I _{SEC_OUT_DC} = 170 A, T _{INTERNAL} ≤ 100°C | | | 34.4 | А | | | |
| Transformation Ratio | K | Primary to secondary, $K = V_{SEC_DC} / V_{PRI_DC}$, at no load | | 1/5 | | V/V | | | |
| Secondary Output Power (continuous) | P _{SEC_OUT_DC} | Specified at V _{PRI_DC} = 60 V | | | 2000 | W | | | |
| Secondary Output Power (pulsed) | P _{SEC_OUT_PULSE} | Specified at $V_{PRI_DC} = 60 \text{ V}$; 10 ms pulse, 25% Duty cycle, $P_{SEC_AVG} = 50\%$ rated $P_{SEC_OUT_DC}$ | | | 2350 | W | | | |
| Secondary Output Current (continuous) | I _{SEC_OUT_DC} | | | | 170 | А | | | |
| Secondary Output Current (pulsed) | I _{SEC_OUT_PULSE} | 10 ms pulse, 25% Duty cycle, I _{SEC_OUT_AVG} = 50% rated I _{SEC_OUT_DC} | | | 200 | А | | | |
| | | $V_{PRI_DC} = 54 \text{ V, } I_{SEC_OUT_DC} = 170 \text{ A}$ | 96.5 | 97.5 | | | | | |
| PRI to SEC Efficiency (ambient) | η_{AMB} | V _{PRI_DC} = 36 V to 60 V, I _{SEC_OUT_DC} = 170 A | 95.6 | | | % | | | |
| | | $V_{PRI_DC} = 54 \text{ V}, I_{SEC_OUT_DC} = 85 \text{ A}$ | 97.3 | 98 | | | | | |
| PRI to SEC Efficiency (hot) | η_{HOT} | $V_{PRI_DC} = 54 \text{ V}, I_{SEC_OUT_DC} = 170 \text{ A}$ | 96.5 | 97.1 | | % | | | |
| PRI to SEC Efficiency (over load range) | η _{20%} | 34 A < I _{SEC_OUT_DC} < 170 A | 90 | | | % | | | |
| | R _{SEC_COLD} | V _{PRI_DC} = 54 V, I _{SEC_OUT_DC} = 170 A, T _{INTERNAL} = -40°C | 0.5 | 0.8 | 1.1 | | | | |
| PRI to SEC Output Resistance | R _{SEC_AMB} | $V_{PRI_DC} = 54 \text{ V}, I_{SEC_OUT_DC} = 170 \text{ A}$ | 0.8 | 1.3 | 1.8 | $m\Omega$ | | | |
| | R _{SEC_HOT} | V _{PRI_DC} = 54 V, I _{SEC_OUT_DC} = 170 A, T _{INTERNAL} = 100°C | 1.1 | 1.55 | 2.0 | | | | |
| Switching Frequency | F _{SW} | Frequency of the Output Voltage Ripple = 2x FSW | 1.02 | 1.07 | 1.12 | MHz | | | |
| Secondary Output Voltage Ripple | V _{SEC_OUT_PP} | $C_{SEC_EXT} = 0~\mu F$, $I_{SEC_OUT_DC} = 170~A$, $V_{PRI_DC} = 54~V$, 20 MHz BW | | 125 | | mV | | | |
| | | T _{INTERNAL} ≤ 100°C | | | 400 | 1 | | | |
| Primary Input Leads Inductance (Parasitic) | L _{PRI_IN_LEADS} | Frequency 2.5 MHz (double switching frequency), Simulated lead model | | 3 | | nH | | | |
| Secondary Output Leads Inductance (Parasitic) | L _{SEC_OUT_LEADS} | Frequency 2.5 MHz (double switching frequency), Simulated lead model | | 0.64 | | nH | | | |

Electrical Specifications (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit |
|---|------------------------------|--|------------|-------|------|------|
| | | | | | | |
| | eral Powetrain I | PRIMARY to SECONDARY Specification (Forward Dire | ection) Co | nt. | | |
| Effective Primary Capacitance (Internal) | C _{PRI_INT} | Effective Value at 54 V _{PRI_DC} | | 16.80 | | μF |
| Effective Secondary Capacitance (Internal) | C _{SEC_INT} | Effective Value at 10.8 V _{SEC_DC} | | 140 | | μF |
| Effective Secondary Output Capacitance (External) | C _{SEC_OUT_EXT} | Excessive capacitance may drive module into SC protection | | | 3000 | μF |
| Effective Secondary Output Capacitance (External) | C _{SEC_OUT_AEXT} | $C_{SEC_OUT_AEXT}$ Max = N * 0.5 * $C_{SEC_OUT_EXT\ MAX}$, where N = the number of units in parallel | | | | |
| | Protec | tion PRIMARY to SECONDARY (Forward Direction) | | | | |
| Auto Restart Time | + | Startup into a persistent fault condition. Non-Latching | 940 | | 1010 | ms |
| Primary Overvoltage Lockout | t _{AUTO_RESTART} | fault detection given V _{PRI_DC} > V _{PRI_UVLO+} | 940 | | 1010 | ms |
| Threshold | V _{PRI_OVLO+} | | 63 | 66 | 69 | V |
| Primary Overvoltage Recovery Threshold | V _{PRI_OVLO} - | | 60 | 63 | 66 | V |
| Primary Overvoltage Lockout Hysteresis | V _{PRI_OVLO_HYST} | | | 3 | | V |
| Primary Overvoltage Lockout Response Time | t _{PRI_OVLO} | | | 30 | | μs |
| Primary Undervoltage Lockout Threshold | V _{PRI_UVLO} - | | 28 | 30 | 32 | V |
| Primary Undervoltage Recovery Threshold | V _{PRI_UVLO+} | | 32 | 34 | 36 | V |
| Primary Undervoltage Lockout Hysteresis | V _{PRI_UVLO_HYST} | | | 4 | | V |
| Primary Undervoltage Lockout Response Time | t _{PRI_UVLO} | | | 100 | | μs |
| Primary Undervoltage Startup Delay | t _{PRI_UVLO+_DELAY} | From $V_{PRI_DC} = V_{PRI_UVLO_+}$ to powertrain active, EN floating, (i.e One time Startup delay form application of V_{PRI_DC} to V_{SEC_DC}) | | 30 | | ms |
| Primary Soft-Start Time | t _{PRI_SOFT} -START | From powertrain active. Fast Current limit protection disabled during Soft-Start | | 1 | | ms |
| Secondary Output Overcurrent Trip Threshold | I _{SEC_OUT_OCP} | | 201 | 220 | 250 | А |
| Secondary Output Overcurrent Response Time Constant | t _{SEC_OUT_OCP} | Effective internal RC filter | | 100 | | μs |
| Secondary Output Short Circuit Protection Trip Threshold | I _{SEC_OUT_SCP} | | 250 | | | А |
| Secondary Output Short Circuit Protection Response Time | t _{SEC_OUT_SCP} | | | 1 | | μs |
| Overtemperature Shutdown Threshold | t _{OTP+} | Temperature sensor located inside controller IC | 125 | | | °C |
| Overtemperature Recovery Threshold | t _{OTP} | | 105 | 110 | 115 | °C |
| Undertemperature Shutdown Threshold | t _{UTP} | Temperature sensor located inside controller IC; Protection not available for M-Grade units. | | | -45 | °C |
| Undertemperature Restart Time | t _{UTP_RESTART} | Startup into a persistent fault condition. Non-Latching fault detection given V _{PRI_DC} > V _{PRI_UVLO+} | | 3 | | S |

Electrical Specifications (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | |
|---|----------------------------|---|------------|------|---------------|------|--|
| | | | | | | | |
| Ge | eneral Powetra | ain SECONDARY to PRIMARY Specification (Reverse D | Direction) | | | | |
| Secondary Input Voltage range, continuous | V_{SEC_DC} | | 7.2 | | 12.0 | V | |
| | | V _{SEC_DC} = 10.8 V, T _{INTERNAL} = 25°C | | 10 | 12 | | |
| SEC to PRI No Load Power | D | V _{SEC_DC} = 10.8 V | 8.0 | | 19 | W | |
| Dissipation | P _{SEC_NL} | V _{SEC_DC} = 7.2 V to 12.0 V, T _{INTERNAL} = 25°C | | | 14 | VV | |
| | | V _{SEC_DC} = 7.2 V to 12.0 V | | | 22 | | |
| DC Secondary Input Current | I _{SEC_IN_DC} | At I _{PRI_DC} = 34 A, T _{INTERNAL} ≤ 100°C | | | 172 | А | |
| Primary Ouptut Power (continuous) | P _{PRI_OUT_DC} | Specified at $V_{SEC_DC} = 12.0 \text{ V}$ | | | 2000 | W | |
| Primary Output Power (pulsed) | P _{PRI_OUT_PULSE} | Specified at $V_{SEC_DC} = 12.0 \text{ V}$; 10 ms pulse, 25% Duty cycle, $P_{PRL_AVG} = 50\%$ rated $P_{PRL_OUT_DC}$ | | | 2400 | W | |
| Primary Output Current (continuous) | I _{PRI_OUT_DC} | | | | 34 | А | |
| Primary Output Current (pulsed) | I _{PRI_OUT_PULSE} | 10 ms pulse, 25% Duty cycle, I _{PRI_OUT_AVG} = 50% rated I _{PRI_OUT_DC} | | | 40.8 | А | |
| | | $V_{SEC_DC} = 10.8 \text{ V}, I_{PRI_OUT_DC} = 34 \text{ A}$ | 96.1 | 97.1 | | | |
| SEC to PRI Efficiency (ambient) | η_{AMB} | V _{SEC_DC} = 7.2 V to 12.0 V, I _{PRI_OUT_DC} = 34 A | 94.9 | | | % | |
| | | $V_{SEC_DC} = 10.8 \text{ V}, I_{PRI_OUT_DC} = 17 \text{ A}$ | 97.3 | 98 | | | |
| SEC to PRI Efficiency (hot) | η_{HOT} | $V_{SEC_DC} = 10.8 \text{ V}, I_{PRI_OUT_DC} = 34 \text{ A}$ | 96.3 | 97 | | % | |
| SEC to PRI Efficiency (over load range) | η _{20%} | 6.80 A < I _{PRI_OUT_DC} < 34 A | 90 | | | % | |
| | R _{PRI_COLD} | V _{SEC_DC} = 10.8 V, I _{PRI_OUT_DC} = 34 A, T _{INTERNAL} = -40°C | 22 | 30 | 38 | | |
| SEC to PRI Output Resistance | R _{PRI_AMB} | $V_{SEC_DC} = 10.8 \text{ V}, I_{PRI_OUT_DC} = 34 \text{ A}$ | 28 | 42 | 56 m <u>s</u> | | |
| | R _{PRI_HOT} | V _{SEC_DC} = 10.8 V, I _{PRI_OUT_DC} = 34 A, T _{INTERNAL} = 100°C | 36 | 45 | 54 | | |
| Primary Output Voltage Ripple | V _{PRI OUT PP} | $C_{PRI_OUT_EXT} = 0 \mu F$, $I_{PRI_OUT_DC} = 34 A$, $V_{SEC_DC} = 10.8 V$, 20 MHz BW | | 625 | | mV | |
| | 1111_001_11 | T _{INTERNAL} ≤ 100°C | | | 1500 | | |

Electrical Specifications (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit |
|--|--------------------------|--|------|------|------|------|
| | | | | | | |
| | Prote | ction SECONDARY to PRIMARY (Reverse Direction) | | | | |
| Effective Primary Output Capacitance (External) | C _{PRI_OUT_EXT} | Excessive capacitance may drive module into SC protection when starting from Secondary to Primary | | | 100 | μF |
| Secondary Overvoltage Lockout Threshold | V _{SEC_OVLO+} | | 12.8 | 13.2 | 13.6 | V |
| Secondary Overvoltage Recovery Threshold | V _{PRI_OVLO} - | | 12 | 12.6 | 13.2 | V |
| Secondary Overvoltage Lockout Response Time | t _{PRI_OVLO} | | | 30 | | μs |
| Secondary Undervoltage Lockout Threshold | V _{SEC_UVLO} - | | 5.6 | 6 | 6.4 | V |
| Secondary Undervoltage Recovery Threshold | V _{PRI_UVLO+} - | | 6.4 | 6.8 | 7.2 | V |
| Secondary Undervoltage Lockout Response Time | t _{SEC_UVLO} | | | 100 | | μs |
| Primary Output Overcurrent Trip Threshold | I _{PRI_OUT_OCP} | Powertrain is stopped but current can flow from Secondary to Primary through MOSFET body Diodes | 40 | 44 | 50 | А |
| Primary Output Overcurrent Response Time Constant | t _{PRI_OUT_OCP} | Effective internal RC filter | | 100 | | μs |
| Primary Short Circuit Protection Trip Threshold | I _{PRI_SCP} | Powertrain is stopped but current can flow from Secondary to Primary through MOSFET body Diodes | 50 | | | А |
| Primary Short Circuit Protection Response Time | t _{PRI_SCP} | | | 1 | | μs |




Figure 1 — Specified thermal operating area




Figure 2 — Specified electrical operating area using rated R_{SEC_HOT}




Figure 3 — Specified Primary start-up into load current and external capacitance

Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **Boldface** specifications apply over the temperature range of -40°C ≤ T_{INTERNAL}

 \leq 125°C (T-Grade); All other specifications are at T_{INTERNAL} = 25°C unless otherwise noted.

Temperature Monitor

- \bullet The TM pin is a standard analog I/O configured as an output from an internal μC .
- The TM pin monitors the internal temperature of the controller IC within an accuracy of ±5°C.
- \bullet μC 250 kHz PWM output internally pulled high to 3.3 V.

| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT | | |
|-------------|-------------------|---|--|--------------------------------|-------|------|-------|---------|--|--|
| | Startup | Powertrain active to TM time | t _{TM} | | | 100 | | μs | | |
| | | TM Duty Cycle | TM_PWM | | 18.18 | | 68.18 | % | | |
| | | TM Current | I _{TM} | | | | 4 | mA | | |
| | | Recommended External filtering | | | | | | | | |
| | | TM Capacitance (External) | C_{TM_EXT} | Recommended External filtering | | 0.01 | | μF | | |
| DIGITAL | Regular | TM Resistance (External) | R _{TM_EXT} | Recommended External filtering | | 1 | | kΩ | | |
| 001101 | Operation | Specifications using recommended filter | | | | | | | | |
| | · | TM Gain | A_{TM} | | | 10 | | mV / °C | | |
| | | TM Voltage Reference | V_{TM_AMB} | | | 1.27 | | V | | |
| | TM Voltage Ripple | V _{TM_PP} | $R_{TM_EXT} = 1 \text{ K Ohm, } C_{TM_EXT} = 0.01 \text{ uF, } V_{PRI_DC}$ = 54 V, $I_{SEC_DC} = 170 \text{ A}$ | | 28 | | mV | | | |
| | | 2 2 3 4 4 pp | | T _{INTERNAL} ≤ 100°C | | | 40 | | | |

Enable / Disable Control

- \bullet The EN pin is a standard analog I/O configured as an input to an internal μC .
- It is internally pulled high to 3.3 V.
- When held low the NBM™ internal bias will be disabled and the powertrain will be inactive.
- In an array of NBMs, EN pins should be interconnected to synchronize startup.
- Unit must not be disabled if a load is present on +VPRI while in reverse operation.

| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
|-------------|-----------|------------------------------|----------------------------|--|-----|-----|-----|------|
| | Startup | EN to Powertrain active time | t _{EN_START} | $V_{PRI_DC} > V_{PRI_UVLO+}$, EN held low both conditions satisfied for T > $t_{PRI_UVLO+_DELAY}$ | | 250 | | μs |
| ANALOG | | EN Voltage Threshold | V _{EN_TH} | | 2.3 | | | V |
| INPUT | Regular | EN Resistance (Internal) | R _{EN_INT} | Internal pull up resistor | | 1.5 | | kΩ |
| | Operation | EN Disable Threshold | V _{EN_DISABLE_TH} | | | | 1 | V |

Signal Characteristics (Cont.)

Specifications apply over all line, load conditions, unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INTERNAL}}$

 \leq 125°C (T-Grade); All other specifications are at T_{INTERNAL} = 25°C unless otherwise noted.

Auxiliary Voltage Source


- \bullet The VAUX pin is a standard analog I/O configured as an output from an internal μC .
- VAUX is internally connected to μC output as internally pulled high to a 3.3 V regulator with 2% tolerance, a 1% resistor of 1.5 kΩ.
- VAUX can be used as a "Ready to process full power" flag. This pin transitions VAUX voltage after a 2 ms delay from the start of powertrain activating, signaling the end of softstart.
- VAUX can be used as "Fault flag". This pin is pulled low internally when a fault protection is detected.

| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT | |
|-------------|--------------------------------|--------------------------------|----------------------|--|-----|------|-----|------|--|
| | Startup | Powertrain active to VAUX time | t _{VAUX} | Powertrain active to VAUX High | | 2 | | ms | |
| | | VAUX Voltage | V_{VAUX} | | 2.8 | | 3.3 | V | |
| | | VAUX Available Current | I_{VAUX} | | | | 4 | mA | |
| ANALOG | Regular | VAUX Voltage Ripple | V | | | 50 | | mV | |
| OUTPUT | Operation | VAOA Voltage Ripple | V_{VAUX_PP} | T _{INTERNAL} ≤ 100°C | | | 100 | IIIV | |
| · | VAUX Capacitance (External) | C_{VAUX_EXT} | | | | 0.01 | μF | | |
| | | VAUX Resistance (External) | R_{VAUX_EXT} | $V_{PRI_DC} < V_{\mu C_ACTIVE}$ | 1.5 | | | kΩ | |
| | Fault | VAUX Fault Response Time | t _{VAUX_FR} | From fault to $V_{VAUX} = 2.8 \text{ V}$, $C_{VAUX} = 0 \text{ pF}$ | | 10 | | μs | |


Signal Ground

- Signal ground is internally connect to PGND through a zero ohm resistor.
- Internal SGND traces are not designed to support high current.

NBM™ Forward Direction Timing Diagram




NBM™ Reverse Direction Timing Diagram



High Level Functional State Diagram

Conditions that cause state transitions are shown along arrows. Sub-sequence activities listed inside the state bubbles.



Application Characteristics

Product is mounted and temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected data form primary sourced units processing power in forward direction. See associated figures for general trend data.




Figure 4 — No load power dissipation vs. V_{PRI_DC}




Figure 6 — Efficiency and power dissipation at $T_{CASE} = -40$ °C




Figure 8 — Efficiency and power dissipation at $T_{CASE} = 90^{\circ}C$




Figure 5 — Full load efficiency vs. temperature; V_{PRI_DC}




Figure 7 — Efficiency and power dissipation at $T_{CASE} = 25^{\circ}C$




Figure 9 — R_{OUT} vs. temperature; Nominal V_{PRI_DC} $I_{SEC_DC} = 100$ A at $T_{CASE} = 90$ °C




Figure 10 — $V_{SEC_OUT_PP}$ vs. I_{SEC_DC} ; No external $C_{SEC_OUT_EXT_}$ Board mounted module, scope setting : 20 MHz analog BW




Figure 12 — 0 A– 170 A transient response: $C_{PRI\ OUT\ EXT} = 270\ \mu\text{F}$, no external $C_{SEC\ OUT\ EXT}$




Figure 14 — Start up from application of V_{PRI_DC}= 54 V, 20% I_{OUT}, 100% C_{SEC_OUT_EXT}




Figure 11 — Full load ripple, 270 μ F $C_{PRI_OUT_EXT}$. No external $C_{SEC_OUT_EXT}$. Board mounted module, scope setting : 20 MHz analog BW




Figure 13 — 170 A – 0 A transient response: $C_{IN} = 270 \, \mu F$, no external $C_{SFC\ OUT\ FXT}$




Figure 15 — Start up from application of EN with pre-applied $V_{PRI\ DC} = 54\ V, 20\%\ I_{SEC\ DG}$, 100% C_{SEC\ OUT\ EXT}

General Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **Boldface** specifications apply over the temperature range of -40°C \leq T_{INTERNAL} \leq 125°C (T-Grade); All other specifications are at T_{INTERNAL} = 25°C unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | | |
|--------------------------------|-------------------------|---|-----------------|-----------------|-----------------|-------------------------------------|--|--|
| | | | | | | | | |
| Mechanical Mechanical | | | | | | | | |
| Length | L | | 60.87 / [2.396] | 61.00 / [2.402] | 61.13 / [2.407] | mm/[in] | | |
| Width | W | | 24.76 / [0.975] | 25.14 / [0.990] | 25.52 / [1.005] | mm/[in] | | |
| Height | Н | | 7.21 / [0.284] | 7.26 / [0.286] | 7.31 / [0.288] | mm/[in] | | |
| Volume | Vol | Without Heatsink | | 11.13 / [0.679] | | cm ³ /[in ³] | | |
| Weight | W | | | 41 / [1.45] | | g/[oz] | | |
| Lead finish | | Nickel | 0.51 | | 2.03 | μm | | |
| | | Palladium | 0.02 | | 0.15 | | | |
| | | Gold | 0.003 | | 0.051 | | | |
| Thermal | | | | | | | | |
| Operating Temperature | T _{INTERNAL} | NBM6123T60E12A7T0R (T-Grade) | -40 | | 125 | °C | | |
| Thermal Resistance Top Side | Φ _{INT-TOP} | Estimated thermal resistance to maximum temperature internal component from isothermal top | | 1.28 | | °C/W | | |
| Thermal Resistance Leads | Φ _{INT-LEADS} | Estimated thermal resistance to maximum temperature internal component from isothermal leads | | 1.24 | | °C/W | | |
| Thermal Resistance Bottom Side | Φ _{INT-BOTTOM} | Estimated thermal resistance to maximum temperature internal component from isothermal bottom | | 1.18 | | °C/W | | |
| Thermal Capacity | | | | 34 | | Ws/°C | | |
| Assembly | | | | | | | | |
| Storage temperature | | NBM6123T60E12A7T0R (T-Grade) | -40 | | 125 | °C | | |
| ESD Withstand | ESD _{HBM} | Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2 kV) | | | | | | |
| | ESD _{CDM} | Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V) | | | | | | |


General Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **Boldface** specifications apply over the temperature range of -40°C \leq T_{INTERNAL} \leq 125°C (T-Grade); All other specifications are at T_{INTERNAL} = 25°C unless otherwise noted.

| Soldering ^[1] | | | | | | | |
|-------------------------------------|----------------------|---|------|------|-----|------|--|
| Peak Temperature Top Case | | | | | 135 | °C | |
| Safety | | | | | | | |
| Isolation voltage / Dielectric test | V _{HIPOT} | PRIMARY to SECONDARY | N/A | | | V | |
| | | PRIMARY to CASE | 2250 | | | | |
| | | SECONDARY to CASE | 2250 | | | | |
| Isolation Capacitance | C _{PRI_SEC} | Unpowered Unit | N/A | N/A | N/A | pF | |
| Insulation Resistance | R _{PRI_SEC} | At 500 Vdc | 0 | | | MΩ | |
| МТВГ | | MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer | | 3.34 | | MHrs | |
| | | Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled | | 5.26 | | MHrs | |
| | | cTÜVus "EN 60950-1" | | | | | |
| Agency Approvals / Standards | | cURus "UL 60950-1" | | | | | |
| | | CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable | | | | | |

^[1] Product is not intended for reflow solder attach.

NBM™ Module Block Diagram



Sine Amplitude Converter™ Point of Load Conversion




Figure 16 — NBM module AC model

The Sine Amplitude Converter (SAC^{TM}) uses a high frequency resonant tank to move energy from Primary to secondary and vice versa. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings as shown in the NBMTM module Block Diagram). The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving high power density.

The NBM6123x60E12A7yzz SAC can be simplified into the preceeding model.

At no load:

$$V_{SEC} = V_{PRI} \cdot K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{SEC}}{V_{DDI}} \tag{2}$$

In the presence of load, V_{OUT} is represented by:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R_{SEC} \tag{3}$$

and I_{OUT} is represented by:

$$I_{SEC} = \frac{I_{PRI} - I_{PRI_Q}}{K} \tag{4}$$

 R_{OUT} represents the impedance of the SAC, and is a function of the R_{DSON} of the input and output MOSFETs and the winding resistance of the power transformer. I_Q represents the quiescent current of the SAC control, gate drive circuitry, and core losses.

The use of DC voltage transformation provides additional interesting attributes. Assuming that R_{SEC} = 0 Ω and I_{PRL_Q} = 0 A, Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with $V_{\rm IN}$.




Figure 17 — K = 1/5 Sine Amplitude Converter with series input resistor

The relationship between V_{PRI} and V_{SEC} becomes:

$$V_{SEC} = (V_{PRI} - I_{PRI} \cdot R_{IN}) \cdot K \tag{5}$$

Substituting the simplified version of Eq. (4) $(I_{PRI_Q} \text{ is assumed} = 0 \text{ A}) \text{ into Eq. (5) yields:}$

$$V_{SEC} = V_{PRI} \cdot K - I_{SEC} \cdot R_{IN} \cdot K^2 \tag{6}$$

This is similar in form to Eq. (3), where R_{SEC} is used to represent the characteristic impedance of the SACTM. However, in this case a real R on the primary side of the SAC is effectively scaled by K^2 with respect to the secondary.

Assuming that R = 1 $\Omega,$ the effective R as seen from the secondary side is 40 $m\Omega,$ with K=1/5 .

A similar exercise should be performed with the addition of a capacitor or shunt impedance at the primary input to the SAC. A switch in series with $V_{\rm PRI}$ is added to the circuit. This is depicted in Figure 18.




Figure 18 — Sine Amplitude Converter with input capacitor

A change in V_{PRI} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{PRI}}{dt} \tag{7}$$

Assume that with the capacitor charged to V_{PRI} , the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_C = I_{SEC} \cdot K \tag{8}$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{SEC} = \frac{C}{K^2} \cdot \frac{dI_{SEC}}{dt}$$
 (9)

The equation in terms of the output has yielded a K² scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the secondary output when expressed in terms of the input. With a K= 1/5 as shown in Figure 18, C=1 μF would appear as C=25 μF when viewed from the secondary.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the NBM™ module are:

- No load power dissipation (P_{PRI_NL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (R_{SEC}): refers to the power loss across the NBM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{PRI_NL} + P_{R_{SEC}} \tag{10}$$

Therefore,

$$P_{SEC_OUT} = P_{PRI_IN} - P_{DISSIPATED} = P_{RI_IN} - P_{PRI_NL} - P_{RSEC}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{SEC_OUT}}{P_{IN}} = \frac{P_{PRI_IN} - P_{PRI_NL} - P_{RSEC}}{P_{IN}}$$
(12)

$$= \frac{V_{PRI} \bullet I_{PRI} - P_{PRI_NL} - (I_{SEC})^2 \bullet R_{SEC}}{V_{IN} \bullet I_{IN}}$$

$$= I - \left(\frac{P_{PRI_NL} + (I_{SEC})^2 \cdot R_{SEC}}{V_{PRI} \cdot I_{PRI}} \right)$$

Input and Output Filter Design

A major advantage of SAC™ systems versus conventional PWM converters is that the transformer based SAC does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the non-isolated transformer. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

■ Guarantee low source impedance:

To take full advantage of the NBMTM module's dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200 nH, the RC damper may be as high as 1 μF in series with 0.3 Ω . A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

■ Further reduce input and/or output voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the module multiplied by its K factor.

Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module primary/secondary voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even when disabled, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

Total load capacitance at the output of the NBM module shall not exceed the specified maximum. Owing to the wide bandwidth and low output impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the input of the module. At frequencies <500 kHz the module appears as an impedance of R_{SEC} between the source and load.

Within this frequency range, capacitance at the input appears as effective capacitance on the output per the relationship defined in Eq. (13).

$$C_{SEC_EXT} = \frac{C_{PRI_EXT}}{K^2}$$
 (13)

This enables a reduction in the size and number of capacitors used in a typical system.

Thermal Considerations

The ChiP package provides a high degree of flexibility in that it presents three pathways to remove heat from internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component for determining the maximum power that is available from a ChiP, as can be seen from Figure 1.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a real thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 19 shows the "thermal circuit" for a NBM module 6123 in an application where the top, bottom, and leads are cooled. In this case, the NBM power dissipation is PD_{TOTAL} and the three surface temperatures are represented as T_{CASE_TOP}, T_{CASE_BOTTOM}, and T_{LEADS}. This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation would provide an estimate of heat flow through the various pathways as well as internal temperature.




Figure 19 — Top case, Bottom case and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

 $T_{INT} - PD_I \bullet 1.24 = T_{CASE_TOP}$

 $T_{INT} - PD_2 \bullet 1.24 = T_{CASE\ BOTTOM}$

 $T_{INT} - PD_3 \bullet 7 = T_{LEADS}$

 $PD_{TOTAL} = PD_1 + PD_2 + PD_3$

Where $T_{\rm INT}$ represents the internal temperature and PD_1 , PD_2 , and PD_3 represent the heat flow through the top side, bottom side, and leads respectively.




Figure 20 — Top case and leads thermal model

Figure 20 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$T_{INT} - PD_1 \bullet 1.24 = T_{CASE_TOP}$$

 $T_{INT} - PD_3 \bullet 7 = T_{LEADS}$
 $PD_{TOTAL} = PD_1 + PD_3$




Figure 21 — Top case thermal model

Figure 21 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$T_{INT} - PD_I \bullet 1.24 = T_{CASE_TOP}$$

 $PD_{TOTAL} = PD_I$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator which greatly simplify the task of determining whether or not a NBM $^{\text{\tiny TM}}$ thermal configuration is valid for a given condition. These tools can be found at:

http://www.vicorpower.com/powerbench.

Current Sharing

The performance of the SAC™ topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple NBM modules of a given part number are connected in an array they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- An input filter is required for an array of NBMs in order to prevent circulating currents.

For further details see <u>AN:016 Using BCM Bus Converters</u> in High Power Arrays.




Figure 22 — NBM module array

Fuse Selection

In order to provide flexibility in configuring power systems VI Chip® modules are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of NBM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t
- Recommend fuse: ≤ 60 A Littelfuse TLS Series or Littelfuse 456 Series rated 40 A


Startup and Reverse Operation

The NBM6123T60E12A7T0R is capable of startup in forward and reverse direction once the applied voltage is greater than the undervoltage lockout threshold.

The non-isolated bus converter modules are capable of reverse power operation. Once the unit is enabled, energy can be transferred from secondary back to the primary whenever the secondary voltage exceeds $V_{PRI} \bullet K$. The module will continue operation in this fashion for as long as no faults occur.

Startup loading could be set to no greater than 20% of rated max current respectively in forward or reverse direction. A load must not be present on the +V_{PRI} pin if the powertrain is not actively switching. Remove +V_{PRI} load prior to disabling the module using EN pin. Primary MOSEFT body diode conduction will occur if unit stops switching while a load is present on the +V_{PRI} and +V_{SEC} voltage is two diodes drop higher than +V_{PRI}.

NBM™ Module Through Hole Package Mechanical Drawing and Recommended Land Pattern



Revision History

| Revision | Date | Description | Page Number(s) |
|----------|----------|---|----------------|
| 1.0 | 09/08/15 | Initial Release | n/a |
| 1.1 | 09/28/15 | Changed PRI to SEC Input Quiescent Current Added certifications | 5 1 & 15 |

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

Product Warranty

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 6,911,848; 6,930,893; 6,934,166; 7,145,786; 7,782,639; 8,427,269 and for use under 6,975,098 and 6,984,965.

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

