

# MN103SJ7/N0/N1/N2/N4/N5/N6 Series

## 32-bit Single-chip Microcontroller

### ■ Overview

The MN103S is a 32-bit microcontroller combining ease of use intended for programs development in the C language with a simple, high-performance architecture made possible through pursuit of cost performance.

Built around a compact 32-bit CPU with a basic instruction word length of 1 byte, this LSI includes internal memory for instructions and data, DMA controller, a clock generator, bus controller, interrupt controller, watchdog timer, standard peripheral circuitry such as timers and serial interfaces, PWM circuit best suited to controlling 3-phase motors and A/D converters for motor position control. The MN103S Series' high-speed CPU coupled with abundance of peripheral features provides an easy means of developing low-cost, high-performance and multifunctional system on LSI for motor and power control applications requiring fast response - a feature previously unavailable with conventional microcontrollers.

### ■ Product Summary

This datasheet describes the following model.

Model	ROM Size	RAM Size	Pins	Timer (8bit/16bit)	PWM	Serial I/F	A/D	VGA	Package
MN103SFJ7A	32 KB	2 KB	TQFP48	8/1	1	2	2	—	TQFP48-P-0707B
MN103SFN0D	64 KB	4KB	QFP44 TQFP48	8/2	1	2	2	—	QFP044-P-1010F TQFP48-P-0707B
MN103SFN0X		8 KB							
MN103SFN0G	128 KB	6 KB	QFP44 TQFP48	8/2	1	2	2	—	QFP044-P-1010F TQFP48-P-0707B
MN103SFN0Y		8 KB							
MN103SFN1D	64 KB	4 KB	TQFP64	12/3	2	3	2	—	TQFP064-P-1010C
MN103SFN1X		8 KB							
MN103SFN1G	128 KB	6 KB	TQFP64	12/3	2	3	2	—	TQFP064-P-1010C
MN103SFN1Y		8 KB							
MN103SFN2D	64 KB	4 KB	TQFP80	12/5	2	3	2	—	TQFP080-P-1212D
MN103SFN2X		8 KB							
MN103SFN2G	128 KB	6 KB	TQFP80	12/5	2	3	2	—	TQFP080-P-1212D
MN103SFN2Y		8 KB							
MN103SFN4D	64 KB	4 KB	QFP44 TQFP48	8/2	1	2	2	1	QFP044-P-1010F TQFP48-P-0707B
MN103SFN4X		8 KB							
MN103SFN4G	128 KB	6 KB	QFP44 TQFP48	8/2	1	2	2	1	QFP044-P-1010F TQFP48-P-0707B
MN103SFN4Y		8 KB							
MN103SFN5D	64 KB	4 KB	TQFP64	12/3	2	3	2	2	TQFP064-P-1010C
MN103SFN5X		8 KB							
MN103SFN5G	128 KB	6 KB	TQFP64	12/3	2	3	2	2	TQFP064-P-1010C
MN103SFN5Y		8 KB							
MN103SFN6D	64 KB	4 KB	TQFP80	12/5	2	3	2	2	TQFP080-P-1212D
MN103SFN6X		8 KB							
MN103SFN6G	128 KB	6 KB	TQFP80	12/5	2	3	2	2	TQFP080-P-1212D
MN103SFN6Y		8 KB							

## ■ Features

### • CPU core

MN103S core  
 4 GB of address space (for instructions / data)  
 LOAD/STORE architecture with 5-stage pipeline  
 46 basic instructions + 8 extension instructions  
 6 addressing modes  
 Instruction set of 1 byte in word length  
 Extension arithmetic unit incorporated (high-speed multiply instruction, high-speed division instruction etc.)  
 Machine cycle: 16.7 ns (oscillation frequency: 10 MHz, 6 multiplying)  
 Operation mode: NORMAL mode, SELLP mode, HALT mode, STOP mode

### • Oscillation Circuit

External oscillation (crystal/ ceramic)  
 Clock multiply circuit Oscillation clock can be multiplied by from 3 to 12

### • Internal memory

ROM: 32 K/64 K/128 K bytes    RAM: 2 K/4 K/6 K/8 K bytes  
 The ROM/RAM size is different in each product.  
 Please refer to [■ Product Summary] for details.

### • DMA Controller

Number of channels: 1 channel  
 Startup sources:    15 sources (MN103SFN0/N4 series)  
                           20 sources (MN103SFN1/N5 series)  
                           22 sources (MN103SFN2/N6 series)  
                           (External interrupts: Max 12 sources, Serial Interface: Max 9 sources, Software start: 1 source)  
 Transfer modes:    3 modes (One word transfer, Burst transfer, Intermittent transfer)  
                           \*: There is not the function in the MN103SFJ7A.

### • Interrupts

Non-maskable interrupts

Wa t c h d o g   t i m e r   o v e r f l o w   i n t e r r u p t s

System error interrupts

Fail safe function interrupts

Internal interrupts (Level interrupt)

MN103SFJ7A           : 23 interrupts

MN103SFN0/N4 series: 29 interrupts

MN103SFN1/N5 series: 42 interrupts

MN103SFN2/N6 series: 48 interrupts

<Timer Interrupts>

T i m e r   0   u n d e r f l o w   i n t e r r u p t

T i m e r   1   u n d e r f l o w   i n t e r r u p t

T i m e r   2   u n d e r f l o w   i n t e r r u p t

T i m e r   3   u n d e r f l o w   i n t e r r u p t

T i m e r   4   u n d e r f l o w   i n t e r r u p t

T i m e r   5   u n d e r f l o w   i n t e r r u p t

T i m e r   6   u n d e r f l o w   i n t e r r u p t

T i m e r   7   u n d e r f l o w   i n t e r r u p t

T i m e r   8   u n d e r f l o w   i n t e r r u p t

T i m e r   9   u n d e r f l o w   i n t e r r u p t

T i m e r   1 0   u n d e r f l o w   i n t e r r u p t

T i m e r   1 1   u n d e r f l o w   i n t e r r u p t

T i m e r   1 6   o v e r f l o w / u n d e r f l o w   i n t e r r u p t

Timer 16 compare/capture A interrupt

## ■ Features (continued)

## &lt;Timer Interrupts&gt; (continued)

Timer 16 compare/capture B interrupt

T i m e r 1 7 o v e r f l o w / u n d e r f l o w i n t e r r u p t

Timer 17 compare/capture A interrupt

Timer 17 compare/capture B interrupt

T i m e r 1 8 o v e r f l o w / u n d e r f l o w i n t e r r u p t

Timer 18 compare/capture A interrupt

Timer 18 compare/capture B interrupt

T i m e r 1 9 o v e r f l o w / u n d e r f l o w i n t e r r u p t

Timer 19 compare/capture A interrupt

Timer 19 compare/capture B interrupt

T i m e r 2 0 o v e r f l o w / u n d e r f l o w i n t e r r u p t

Timer 20 compare/capture A interrupt

Timer 20 compare/capture B interrupt

## &lt;Serial Interface&gt;

Serial 0 reception end interrupts

Serial 0 communication/transmission end interrupts

Serial 1 reception end interrupts

Serial 1 communication/transmission end interrupts

Serial 2 reception end interrupts

Serial 2 communication/transmission end interrupts

## &lt;PWM&gt;

P W M 0 o v e r f l o w i n t e r r u p t s

P W M 0 u n d e r f l o w i n t e r r u p t s

PWM0 synchronous A/D start A

PWM0 synchronous A/D start B

P W M 1 o v e r f l o w i n t e r r u p t s

P W M 1 u n d e r f l o w i n t e r r u p t s

PWM1 synchronous A/D start A

PWM1 synchronous A/D start B

## &lt;A/D&gt;

A / D 0 c o n v e r s i o n e n d i n t e r r u p t

A / D 0 c o n v e r s i o n e n d B i n t e r r u p t

A / D 1 c o n v e r s i o n e n d i n t e r r u p t

A / D 1 c o n v e r s i o n e n d B i n t e r r u p t

## &lt;DMA&gt;

DMA transfer end interrupt

DMA request after DMA transfer end interrupt

D M A t r a n s f e r r e q u e s t o v e r f l o w i n t e r r u p t

## External interrupts:

MN103SFJ7A : 4 interrupts

MN103SFN0/N4 series : 8 interrupts

MN103SFN1/N5 series : 10 interrupts

MN103SFN2/N6 series : 12 interrupts

External interrupt pins : From IRQ00 to IRQ11

Interrupt detection condition : Each edge, both edges, high-level and low-level detection

E a c h i n t e r r u p t d e t e c t i o n c o n d i t i o n i s a b l e

## ■ Features (continued)

### • Timer counter

8-bit timer	8 sets (MN103SFJ7A, MN103SFN0/N4 series)
	12 sets (MN103SFN1/N5, MN103SFN2/N6 series)
16-bit timer	1 sets (MN103SFJ7A)
	2 sets (MN103SFN0/N4 series)
	3 sets (MN103SFN1/N5 series)
	5 sets (MN103SFN2/N6 series)

#### Timer 0 (8-bit timer)

Interval timer, Timer pulse output, Event count, Baud rate timer

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM0IO pin input,  
Timer 1 under flow, Timer 2 under flow

#### Timer 1 (8-bit timer)

Interval timer, Timer pulse output, Event count, Baud rate timer, Cascade connection (connected to Timer 0)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM1IO pin input,  
Timer 0 under flow, Timer 2 under flow

#### Timer 2 (8-bit timer)

Interval timer, Timer pulse output <sup>\*1</sup>, Event count <sup>\*1</sup>, Baud rate timer, Cascade connection (connected to Timer 1)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM2IO pin input <sup>\*1</sup>,  
Timer 0 under flow, Timer 1 under flow

#### Timer 3 (8-bit timer)

Interval timer, Timer pulse output <sup>\*1</sup>, Event count <sup>\*1</sup>, Baud rate timer, Cascade connection (connected to Timer 2)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM3IO pin input <sup>\*1</sup>,  
Timer 0 under flow, Timer 1 under flow, Timer 2 und

#### Timer 4 (8-bit timer)

Interval timer, Timer pulse output, Event count

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM4IO pin input,  
Timer 5 under flow, Timer 6 under flow

#### Timer 5 (8-bit timer)

Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 4)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM5IO pin input,  
Timer 4 under flow, Timer 6 under flow

#### Timer 6 (8-bit timer)

Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 5)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM6IO pin input,  
Timer 4 under flow, Timer 5 under flow

#### Timer 7 (8-bit timer)

Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 6)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM7IO pin input,  
Timer 4 under flow, Timer 5 under flow, Timer 6 und

#### Timer 8 (8-bit Timer) <sup>\*2</sup>

Interval timer, Timer pulse output <sup>\*3</sup>, Event count <sup>\*3</sup>

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM8IO pin input <sup>\*3</sup>,  
Timer 9 under flow, Timer 10 under flow

## ■ Features (continued)

### • Timer counter (continued)

#### Timer 9 (8-bit timer) \*2

Interval timer, Timer pulse output \*3, Event count \*3, Cascade connection (Connected to Timer 8)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM9IO pin input \*3,

Timer 8 under flow, Timer 10 under flow

#### Timer 10 (8-bit timer) \*2

Interval timer, Timer pulse output, Event count, Cascade connection (Connected to Timer 9)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM10IO pin input,

Timer 8 under flow, Timer 9 under flow

#### Timer 11 (8-bit timer) \*2

Interval timer, Timer pulse output, Event count, Cascade connection (Connected to Timer 10)

Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM11IO pin input,

Timer 8 under flow, Timer 9 under flow, Timer 10 under flow

#### Timer 16 (16-bit timer)

Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start

Start by PWMn overflow interrupt, PWMn under flow interrupt

Count clock source : IOCLK, IOCLK/8, Timer 6 under flow

#### Timer 17 (16-bit timer) \*2, \*4

Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start

Count clock source : IOCLK, IOCLK/8, IOCLK/64, Timer 6 under flow

#### Timer 18 (16-bit timer) \*5

Interval timer, Event count, Up/down count, Timer output, PWM output (output to 6 ports all at once is possible),

Input capture, one-shot output, External trigger start

Count clock source : IOCLK, IOCLK/8, IOCLK/64, Timer 6 under flow

#### Timer 19 (16-bit timer) \*2

Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start

Start by PWMn overflow interrupt, PWMn under flow interrupt

Count clock source : IOCLK, IOCLK/8, Timer 10 under flow

#### Timer 20 (16-bit timer) \*2, \*4

Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start,

Count clock source : IOCLK, IOCLK/8, Timer 6 under flow

Note) \*1: The function using the TMnIO pin (n = 2, 3) cannot be used by the MN103SFN0/N4 series.

\*2: There is not the function in the MN103SFN0/N4 series.

\*3: The function using the TMnIO pin (n = 8, 9) cannot be used by the MN103SFN1/N5 series.

\*4: There is not the function in the MN103SFN1/N5 series.

\*5: There is not the function in the MN103SJ7A.

## ■ Features (continued)

### • Watchdog Timer

Detection time 6.55 ms to 1677.72 ms (oscillation frequency 10 MHz)

Generates non-maskable interrupt at detection

Generates hard-reset at second consecutive overflow

### • A/D Converter

#### A/D0

Resolution 10 bits

Minimum conversion time 0.5 ns

Analog input 5 channels (AD0IN00 to AD0IN04)

A/D conversion start trigger is in synchronization with complementary 3-phase PWM cycle and 16-bit timer

#### A/D1

Resolution 10 bits

Minimum conversion time 0.5 ns

Analog input

MN103SFJ7A : 3 channels (AD1IN00 to AD1IN02)

MN103SFN0/N4 series: 3 channels (AD1IN00 to AD1IN02)

MN103SFN1/N5 series: 7 channels (AD1IN00 to AD1IN06)

MN103SFN2/N6 series: 11 channels (AD1IN00 to AD1IN10)

A/D conversion start trigger is in synchronization with complementary 3-phase PWM cycle and 16-bit timer

### • Complementary 3-phase PWM output

Min. resolution: 16.7 ns

Triangular and saw-tooth waves output

Incorporates a dead time insertion circuit

Can overwrite registers by double buffer during PWM operation

PWM output protection circuit supporting external interrupts and non-maskable interrupt

Output timing varying function

A/D conversion start trigger, 16-bit timer start trigger

### • VGA

#### VGA

MN103SFN4 series 1 sets

MN103SFN5/N6 series 2 sets

The gain of eight stages can be set (2.05, 3.03, 4.00, 4.98, 5.96, 7.90, 9.83, and 19.40times)

Offset voltage cancel cancel function(short-circuit or switching)

## ■ Features (continued)

### • Serial Interface 3 channels

#### Serial 0 (Full duplex UART / Synchronous serial interface)

##### Synchronous serial interface

###### Overrun error detection

###### Transfer clock source:

1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 0 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 1 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 2 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 3 under flow,

###### IOCLK/2, IOCLK/4, SBT0 pin

Can be selected as the first bit to be transferred, An

Can be continuously transmitted, received or transmitted and received.

Maximum transfer rate: 5.0 Mbps

##### Full duplex UART

Parity check, Overrun and flaming error detection

###### Transfer clock source:

1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of

###### IOCLK/16, IOCLK/32, IOCLK/64

Can be selected as the first bit to be transferred, An

Continuous transmission, reception, and transmission/reception

Maximum transfer rate: 300 kbps

#### Serial 1 (Full duplex UART / Synchronous serial interface)

##### Synchronous serial interface

###### Overrun error detection

###### Transfer clock source:

1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 0 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 1 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 2 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 3 under flow,

###### IOCLK/2, IOCLK/4, SBT1 pin

Can be selected as the first bit to be transferred, An

Continuous transmission, reception, and transmission/reception

Maximum transfer rate: 5.0 Mbps

##### Full duplex UART

Parity check, Overrun and flaming error detection

###### Transfer clock source:

1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 o  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of

###### IOCLK/16, IOCLK/32, IOCLK/64

Can be selected as the first bit to be transferred, An

Continuous transmission, reception, and transmission/reception

Maximum transfer rate: 300 kbps

## ■ Features (continued)

Serial 2 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

Overrun error detection

Transfer clock source

1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 0 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 1 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 2 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 3 under flow,

IOCLK/2, IOCLK/4, SBT2 pin

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 5.0 Mbps

Corresponding to the 4 channel system communication and the SPI communication

Full duplex UART

Parity check, Overrun and flaming error detection

Transfer clock source

1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of

IOCLK/16, IOCLK/32, IOCLK/64

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 300 kbps

### • Regulator

Incorporates regulator, and use of 5 V power supply is possible

### • Power Supply Detection

Detection level 3.6 V to 4.3 V

When power supply voltage is under detection level, reset is generated.

## ■ Features (continued)

Serial 2 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

Overrun error detection

Transfer clock source

1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 0 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 1 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 2 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 3 under flow,

IOCLK/2, IOCLK/4, SBT2 pin

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 5.0 Mbps

Corresponding to the 4 channel system communication and the SPI communication

Full duplex UART

Parity check, Overrun and flaming error detection

Transfer clock source

1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of

IOCLK/16, IOCLK/32, IOCLK/64

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 300 kbps

### • Regulator

Incorporates regulator, and use of 5 V power supply is possible

### • Power Supply Detection

Detection level 3.6 V to 4.3 V

When power supply voltage is under detection level, reset is generated.

## ■ Features (continued)

Serial 2 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

Overrun error detection

Transfer clock source

1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 0 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 1 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 2 under flow,  
 1 / 2, 1 / 4, 1 / 16 and 1 / 64 of timer 3 under flow,

IOCLK/2, IOCLK/4, SBT2 pin

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 5.0 Mbps

Corresponding to the 4 channel system communication and the SPI communication

Full duplex UART

Parity check, Overrun and flaming error detection

Transfer clock source

1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of  
 1 / 16, 1 / 32, 1 / 64, 1 / 128, 1 / 256, 1 / 512 and 1 / 1024 of

IOCLK/16, IOCLK/32, IOCLK/64

Can be selected as the first bit to be transferred, An

Continuous transmission, reception and transmission / reception

Maximum transfer rate: 300 kbps

### • Regulator

Incorporates regulator, and use of 5 V power supply is possible


### • Power Supply Detection

Detection level 3.6 V to 4.3 V

When power supply voltage is under detection level, reset is generated.


■ Pin Description

- MN103SFJ7A (TQFP048-P-0707B)



■ Pin Description (continued)


- MN103SFN0/N4 Series (QFP044-P-1010F)



\* VGA is not in the MN103SFN0 series.  
 1,2 pin of MN103SFN0 series are the dedicated input pin for A/D converter.

■ Pin Description (continued)

- MN103SFN0/N4 Series (TQFP048-P-0707B)




\* VGA is not in the MN103SFN0 series.

1,2 pin of MN103SFN0 series are the dedicated input pin for A/D converter.

■ Pin Description (continued)

- MN103SFN1/N5 Series (TQFP064-P-1010C)




\* VGA is not in the MN103SFN1 series.

3,4,13,14 pin of MN103SFN1 series are the dedicated input pin for A/D converter.

■ Pin Description (continued)

- MN103SFN2/N6 Series (TQFP080-P-1212D)



\* VGA is not in the MN103SFN2 series.  
3,4,13,14 pin of MN103SFN2 series are the dedicated input pin for A/D converter.

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.  
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.