



4-Mbit (512 K × 8) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 2.20 V to 3.60 V

■ Temperature range:

□ Automotive-E: -40 °C to +125 °C

■ Pin compatible with CY62148DV30

■ Ultra low standby power

Typical standby current: 3 μA
 Maximum standby current: 20 μA

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Available in Pb-free, 32-pin thin small outline package (TSOP II).


Functional Description

The CY62148EV30LL Automotive is a high performance CMOS static RAM organized as 512 K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm 8}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH). The eight input and output pins (I/O $_{\rm 0}$ through I/O $_{\rm 7}$) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).

 $\overline{\text{Lo}}$ write to the device, take Chip Enable $(\overline{\text{CE}})$ and Write Enable $(\overline{\text{WE}})$ inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

Logic Block Diagram







Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



Pin Configuration

Figure 1. 32-pin TSOP II pinout (Top View) [1]



Product Portfolio

Product Ra							Power Dissipation					
		Pongo	V _{CC} Range (V)		Range (V) Speed		Operating I _{CC} (mA)			A)	Standby I _{SB2} (µA)	
		Range			(ns)	f = 1 MHz		f = f _{max}				
			Min	Typ [2]	Max		Typ [2]	Max	Typ [2]	Max	Typ [2]	Max
CY62148EV30LL	TSOP II	Automotive-E	2.2	3.0	3.6	55	2	3	15	30	3	20

Notes
 NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied 55 °C to +125 °C Supply voltage to ground potential-0.3 V to V_{CC(max)} + 0.3 V DC voltage applied to outputs in High-Z State $^{[3,\,4]}$ -0.3 V to V $_{\rm CC(max)}$ + 0.3 V

DC input voltage [3, 4]	0.3 V to V _{CC(max)} + 0.3 V
Output current into outputs (LOW) .	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Product	Range	Ambient Temperature	V cc ^[5]
CY62148EV30LL Automotive	Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

D	Dona sainti sa	T4 O		Heit		
Parameter	Description	Test Conditions	Min	Typ ^[6]	Max	Unit
V _{OH}	Output high voltage	I _{OH} = -0.1 mA	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{CC} \ge 2.70 \text{ V}$	2.4	_	_	V
V_{OL}	Output low voltage	I _{OL} = 0.1 mA	-	_	0.4	V
		I_{OL} = 2.1 mA, $V_{CC} \ge 2.70 \text{ V}$	-	_	0.4	V
V_{IH}	Input high voltage	V _{CC} = 2.2 V to 2.7 V	1.8	_	V _{CC} + 0.3 V	V
		V _{CC} = 2.7 V to 3.6 V	2.2	_	V _{CC} + 0.3 V	V
V _{IL}	Input low voltage	V _{CC} = 2.2 V to 2.7 V	-0.3	_	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-0.3	_	0.8	V
I _{IX}	Input leakage current	$GND \le V_{IN} \le V_{CC}$	- 5	_	+5	μА
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, Output disabled	- 5	_	+5	μА
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$	-	15	30	mA
		f = 1 MHz	_	2	3	
I _{SB1} ^[7]	Automatic CE power down current – CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V}, \ V_{IN} \le 0.2 \text{ V},$	_	3	20	μА
		$f = f_{max}$ (Address and Data Only), $f = 0$ (\overline{OE} and \overline{WE}), $V_{CC} = 3.60$ V				
I _{SB2} ^[7]	Automatic CE power down current – CMOS inputs	$ \frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V,}}{V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V,}} $ $ f = 0, V_{CC} = 3.60 \text{ V} $	_	3	20	μΑ

Notes

- V_{IL(min)} = -2.0V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 7. Chip Enable ($\overline{\text{CE}}$) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	TSOP II Package	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75.13	°C/W
θ JC	Thermal resistance (junction to case)		8.95	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Condition	Min	Typ ^[9]	Max	Unit	
V_{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[10]	Data retention current	V _{CC} = 1.5 V,	Automotive-E	_	3	20	μА
		$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2 \text{ V},$					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t _{CDR} ^[11]	Chip deselect to data retention time			0	_	_	ns
t _R ^[12]	Operation recovery time			55	_	_	_

Data Retention Waveform

Figure 3. Data Retention Waveform



^{9.} Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C. 10. Chip Enable (CE) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.



Switching Characteristics

Over the Operating Range

D [13]	-	-	55	
Parameter [13]	Description	Min	Max	Unit
Read Cycle			•	
t _{RC}	Read cycle time	55	_	ns
t _{AA}	Address to data valid	_	55	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	_	55	ns
t _{DOE}	OE LOW to data valid	_	25	ns
t _{LZOE}	OE LOW to Low Z [14]	5	-	ns
t _{HZOE}	OE HIGH to High Z [14, 15]	_	20	ns
t _{LZCE}	CE LOW to Low Z [14]	10	_	ns
t _{HZCE}	CE HIGH to High Z [14, 15]	_	20	ns
t _{PU}	CE LOW to power up	0	-	ns
t _{PD}	CE HIGH to power up	_	55	ns
Write Cycle [16	İ	1		•
t _{WC}	Write cycle time	55	-	ns
t _{SCE}	CE LOW to write end	40	_	ns
t _{AW}	Address setup to write end	40	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	40	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to High Z [14, 15]	_	20	ns
t _{LZWE}	WE HIGH to Low Z [14]	10	_	ns

^{13.} Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{QL}/I_{QH} as shown in the Figure 2 on page 5.
14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} for any given device.
15. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [17, 18]





Figure 5. Read Cycle No. 2 (OE Controlled) [18, 19]



Notes


^{17. &}lt;u>Device is continuously selected. OE, CE</u> = V_{IL}.
18. WE is HIGH for read cycles.

^{19.} Address valid before or similar to CE transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [20, 21]



20. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IL}}$.

21. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.

22. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (CE Controlled) [23, 24]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [24]



^{23.} Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.
24. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
25. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [26]	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
L	Н	L	Data out	Read	Active (I _{CC})
L	Н	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	Data in	Write	Active (I _{CC})

Notes
26. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

Speed (ns)		Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62148EV30LL-55ZSXE 51-85095		32-pin TSOP II	Automotive-E

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 9. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) Package Outline, 51-85095





Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
μA	microampere		
mA	milliampere		
ns	nanosecond		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY62148EV30LL Automotive, 4-Mbit (512 K × 8) Static RAM Document Number: 001-73042						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	3406557	TAVA	10/03/2012	New data sheet		
*A	4321736	MEMJ	03/26/2014	Updated Ordering Information: No change in part numbers. Replaced "51-85081" with "51-85095" in Package Diagram column. Updated in new template.		

Document Number: 001-73042 Rev. *A



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-73042 Rev. *A Revised March 26, 2014