

**Product Overview**

**Address Spaces**

**Addressing Modes**

**Control Registers**

**Interrupt Structure**

**Instruction Set**

# 1

## PRODUCT OVERVIEW

### SAM87 PRODUCT FAMILY

Samsung's SAM87 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Release of Idle and Stop power-down modes by interrupt
- Built-in basic timer circuit with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of six CPU clocks) can be assigned to specific interrupt levels.

### KS88C8424/C8432/P8432 MICROCONTROLLERS

The KS88C8424 microcontroller has a 24-Kbyte on-chip program memory and the KS88C8432 has a 32-Kbyte. Both chips have a 272-byte general-purpose internal register file. The interrupt structure has nine interrupt sources with nine interrupt vectors. The CPU recognizes seven interrupt priority levels.

Using a modular design approach, the following peripherals were integrated with the SAM87 core to make the KS88C8424/C8432/P8432 microcontrollers suitable for use in color television and other types of screen display applications:

- Four programmable I/O ports (26 pins total: 16 general-purpose I/O pins; 10 n-channel, open-drain output pins)
- 4-bit resolution A/D converter (4 channels)
- 14-bit PWM output (Two channels: push-pull type, open-drain type)
- Basic timer (BT) with watchdog timer function
- One 8-bit timer/counter (T0) with interval timer and PWM mode
- One 8-bit general-purpose timer/counter (TA) with prescalers
- On-screen display (OSD) with a wide range of programmable features, including halftone control signal output

The KS88C8424 and the KS88C8432 are available in versatile 42-pin SDIP package.

### OTP

The KS88C8424/C8432 microcontrollers are also available in OTP (One Time Programmable) version, named the KS88P8432. The KS88P8432 microcontroller has an on-chip 32-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P8432 is comparable to the KS88C8424/C8432, both in function and pin configuration.

## FEATURES

### CPU

- SAM87 CPU core

### Memory

- 24-Kbyte (KS88C8424) or 32-Kbyte (KS88C8432) internal program memory
- 272-byte general-purpose register area

### Instruction Set

- 78 instructions
- IDLE and STOP instructions added for power-down modes

### Instruction Execution Time

- 750 ns (minimum) with an 8 MHz CPU clock

### Interrupts

- 9 interrupt sources with 9 vectors
- 7 interrupt levels
- Fast interrupt processing for select levels

### General I/O

- Four I/O ports (26 pins total)
- Six open-drain pins for up to 6 V loads
- Four open-drain pins for up to 5 V loads

### 8-Bit Basic Timer

- Three selectable internal clock frequencies
- Watchdog or oscillation stabilization function

### Timer/Counters

- One 8-bit timer/counter (T0) with three internal clocks or an external clock and interval timer mode or PWM mode.
- One general-purpose 8-bit timer/counters with interval timer mode (timer A)

### A/D Converter

- Four analog input pins; 4-bit resolution
- 3.125  $\mu$ s conversion time (8 MHz CPU clock)

### Pulse Width Modulation Module

- 14-bit PWM with two-channel output (push-pull type, open-drain type)
- 8-bit PWM with four-channel, push-pull and open-drain
- PWM counter and data capture input pin
- Frequency: 5.859 kHz to 23.437 kHz with a 6 MHz CPU clock

### On-Screen Display (OSD)

- Video RAM: 252  $\times$  13-bits
- Character generator ROM: 384  $\times$  18  $\times$  16-bits (384 display characters; fixed; 2, variable; 382)
- 252 display positions (12 rows  $\times$  21 columns)
- 16-dot  $\times$  18-dot character resolution
- 16 different character sizes
- Eight character colors
- Vertical direction fade-in/fade-out control
- Eight colors for character and frame background
- Halftone control signal output; selectable for individual characters
- Synchronous polarity selector for H-sync and V-sync input

### Oscillator Frequency

- 5 MHz to 8 MHz external crystal oscillator
- Maximum 8 MHz CPU clock

### Operating Temperature Range

- $-20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$


### Operating Voltage Range

- 4.5 V to 5.5 V

### Package Type

- 42-pin SDIP

**BLOCK DIAGRAM**



**Figure 1-1. Block Diagram**

**PIN ASSIGNMENTS**




Figure 1-2. KS88C8424/C8432/P8432 Pin Assignment Diagram

## PIN DESCRIPTIONS


Table 1-1. KS88C8424/C8432/P8432 Pin Descriptions

| Pin Name  | Pin Type | Pin Description   | Circuit Type | Pin Numbers | Share Pins                 |
|-----------|----------|---|--------------|-------------|----------------------------|
| P0.0–P0.3 | I/O      | General I/O port (4-bit), configurable for digital input or n-channel open-drain, push-pull output.<br>Pins can withstand up to 5 V loads.  | 2            | 39–42       | (See pin description)      |
| P0.4–P0.5 |          | General I/O port (2-bit), configurable for digital input or push-pull output.   | 3            | 38, 35      |                            |
| P0.6–P0.7 |          | General I/O port (2-bit), configurable for digital input or n-channel open-drain output. P0.6–P0.7 can withstand up to 5 V loads. Multiplexed for alternative use as external inputs, ADC2–ADC3.  | 6            | 11–12       | ADC2–ADC3                  |
| P1.0–P1.3 | I/O      | General I/O port (4-bit), configurable for digital input or n-channel open-drain output. P1.0–P1.3 can withstand up to 6 V loads. Multiplexed for alternative use as external interrupt inputs, INT0–INT3.  | 7            | 14–17       | INT0–INT3                  |
| P1.4–P1.5 |          | General I/O port (2-bit), configurable for digital input or n-channel open-drain output. P1.4–P1.5 can withstand up to 6 V loads. High current port(10mA)   | 5            | 18–19       |                            |
| P1.6–P1.7 |          | General I/O port (2-bit), configurable for digital input or push-pull output. Each pin has an alternative function. P1.7: T0CK (Timer 0 clock input)  | 3            | 20, 8       | T0CK                       |
| P2.0–P2.7 | I/O      | General I/O port (8-bit). Input/output mode or n-channel open-drain, push-pull output mode are software configurable. Pins can withstand up to 5 V loads.<br>Each pin has an alternative function.<br>P2.0: PWM5 (8-bit PWM output)<br>P2.1: PWM1 (14-bit PWM output)<br>P2.2: PWM2 (8-bit PWM output)<br>P2.3: PWM3 (8-bit PWM output)<br>P2.4: PWM4 (8-bit PWM output)<br>P2.5: PWM0 (14-bit PWM output)<br>P2.6: T0 (Timer 0 PWM and interval output)<br>P2.7: OSDHT (Half-tone signal output) | 2            | 1–7, 21     | PWM0–<br>PWM5<br>T0, OSDHT |
| P3.0–P3.1 | I/O      | General I/O port (2-bit), configurable for digital input or n-channel open-drain output. P3.0–P3.1 can withstand up to 5 V loads. Multiplexed for alternative use as external inputs ADC0–ADC1.   | 6            | 9–10        | ADC0–ADC1                  |


Table 1-1. KS88C8424/C8432/P8432 Pin Descriptions (Continued)

| Pin Name   | Pin Type | Pin Description  | Circuit Type | Pin Numbers | Share Pins           |
|--|----------|--|--------------|-------------|----------------------|
| PWM0–PWM1  | O        | Output pin for 14-bit PWM circuit  | 2            | 1, 2        | P2.5, P2.1           |
| PWM2–PWM5  | O        | Output pin for 8-bit PWM circuit   | 2            | 3–6         | P2.2–P2.4, P2.0      |
| ADC0–ADC3  | I        | Analog inputs for 4-bit A/D converter  | 6            | 9–12        | P3.0–P3.1, P0.6–P0.7 |
| INT0–INT3  | I        | External interrupt input pins  | 7            | 14–17       | P1.0–P1.3            |
| T0   | O        | Timer 0 output (interval, PWM)   | 2            | 7           | P2.6                 |
| T0CK   | I        | Timer 0 clock input  | 3            | 8           | P1.7                 |
| OSDHT  | O        | Halftone control signal output for OSD   | 2            | 21          | P2.7                 |
| Vblue, Vgreen<br>Vred, Vblank                            | O        | Digital blue, green, red, and video blank signal outputs for OSD   | 4            | 22–25       | –                    |
| H-sync,<br>V-sync  | I        | H-sync, V-sync input for OSD   | 1            | 26, 27      | –                    |
| OSC <sub>IN</sub> ,<br>OSC <sub>OUT</sub>                | I, O     | L-C oscillator pins for OSD clock frequency generation   | –            | 28, 29      | –                    |
| X <sub>IN</sub> , X <sub>OUT</sub>                       | I, O     | System clock pins  | –            | 31, 32      | –                    |
| RESET  | I        | System reset input pin   | 8            | 33          | –                    |
| TEST   | –        | Test Pin (must be connected to V <sub>SS</sub> ).<br>Factory test mode is activated when 12V is applied. | –            | 13          | –                    |
| V <sub>DD</sub> , V <sub>SS1</sub> ,<br>V <sub>SS2</sub> | –        | Power supply pins  | –            | 34, 30, 37  | –                    |
| CAPA   | I        | Input for capture A module   | 1            | 36          | –                    |

**PIN CIRCUITS**



**Figure 1-3. Pin Circuit Type 1 (V-Sync H-Sync, CAPA)**



**Figure 1-4. Pin Circuit Type 2 (P2.0-P2.7, P0.0-P0.3, PWM0-PWM5, T0, OSDHT)**






Figure 1-5. Pin Circuit Type 3 (P0.4–P0.5, P1.6–P1.7, T0CK)




Figure 1-6. Pin Circuit Type 4 (Vblue, Vgreen, Vred, Vblank)




Figure 1-7. Pin Circuit Type 5 (P1.4–P1.5)




Figure 1-8. Pin Circuit Type 6 (P3.0–P3.1, P0.6–P0.7, ADC0–ADC3)




Figure 1-9. Pin Circuit Type 7 (P1.0–P1.3, INT0–INT3)




Figure 1-10. Pin Circuit Type 8 (RESET)

# 15 ELECTRICAL DATA

## OVERVIEW

In this section, the KS88C8424 and the KS88C8432 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- I/O capacitance
- A.C. electrical characteristics
- Input timing measurement points for  $t_{NF1}$  and  $t_{NF2}$
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by RESET
- Main oscillator and L-C oscillator frequency
- Clock timing measurement points for  $X_{IN}$
- Main oscillator clock stabilization time ( $t_{ST}$ )
- A/D converter electrical characteristics
- Characteristic curves

Table 15-1. Absolute Maximum Ratings

(T<sub>A</sub> = 25°C)

| Parameter             | Symbol           | Conditions                              | Rating                         | Unit |
|-----------------------|------------------|---|--------------------------------|------|
| Supply Voltage        | V <sub>DD</sub>  | –                                       | – 0.3 to + 6.0                 | V    |
| Input Voltage         | V <sub>I1</sub>  | P1.0–P1.5 (open-drain)                  | – 0.3 to + 7                   | V    |
|                       | V <sub>I2</sub>  | All port pins except V <sub>I1</sub>    | – 0.3 to V <sub>DD</sub> + 0.3 |      |
| Output Voltage        | V <sub>O</sub>   | All output pins                         | – 0.3 to V <sub>DD</sub> + 0.3 | V    |
| Output Current High   | I <sub>OH</sub>  | One I/O pin active                      | – 18                           | mA   |
|                       |                  | All I/O pins active                     | – 60                           |      |
| Output Current Low    | I <sub>OL</sub>  | One I/O pin active                      | + 30                           | mA   |
|                       |                  | Total pin current for port 1            | + 100                          |      |
|                       |                  | Total pin current for ports 0, 2, and 3 | + 100                          |      |
| Operating Temperature | T <sub>A</sub>   | –                                       | – 20 to + 85                   | °C   |
| Storage Temperature   | T <sub>STG</sub> | –                                       | – 65 to + 150                  | °C   |

Table 15-2. D.C. Electrical Characteristics

(T<sub>A</sub> = – 20°C to + 85°C, V<sub>DD</sub> = 4.5 V to 5.5 V)

| Parameter           | Symbol           | Conditions  | Min                   | Typ | Max                 | Unit |
|---------------------|------------------|---|-----------------------|-----|---------------------|------|
| Input High Voltage  | V <sub>IH1</sub> | All input pins except V <sub>IH2</sub>                                    | 0.8 V <sub>DD</sub>   | –   | V <sub>DD</sub>     | V    |
|                     | V <sub>IH2</sub> | X <sub>IN</sub> , X <sub>OUT</sub>  | 2.7 V                 |     |                     |      |
| Input Low Voltage   | V <sub>IL1</sub> | All input pins except V <sub>IL2</sub>                                    | –                     | –   | 0.2 V <sub>DD</sub> | V    |
|                     | V <sub>IL2</sub> | X <sub>IN</sub> , X <sub>OUT</sub>  |                       |     | 1.0 V               |      |
| Output High Voltage | V <sub>OH</sub>  | I <sub>OH</sub> = – 500 μA<br>P0.0–P0.5, P1.6–P1.7, P2<br>R, G, B, Vblank | V <sub>DD</sub> – 0.8 | –   | –                   | V    |
| Output Low Voltage  | V <sub>OL1</sub> | I <sub>OL</sub> = 4 mA<br>P0.0–P0.5, P1.6–P1.7                            | –                     | –   | 0.4                 | V    |
|                     | V <sub>OL2</sub> | I <sub>OL</sub> = 10 mA<br>P1.4–P1.5                                      | –                     | –   | 0.8                 |      |
|                     | V <sub>OL3</sub> | I <sub>OL</sub> = 2 mA<br>P1.0–P1.3, P3.0–P3.1,<br>P0.6–P0.7              | –                     | –   | 0.4                 |      |
|                     | V <sub>OL4</sub> | I <sub>OL</sub> = 1 mA<br>R, G, B, Vblank, P2                             | –                     | –   | 0.4                 | V    |

Table 15-2. D.C. Electrical Characteristics (Continued)

(T<sub>A</sub> = -20°C to +85°C, V<sub>DD</sub> = 4.5 V to 5.5 V)

| Parameter                   | Symbol            | Conditions  | Min  | Typ | Max | Unit |
|-----------------------------|-------------------|---|------|-----|-----|------|
| Input High Leakage Current  | I <sub>LIH1</sub> | V <sub>IN</sub> = V <sub>DD</sub><br>All input pins except I <sub>LIL2</sub><br>and I <sub>LIL3</sub> | –    | –   | 3   | μA   |
|                             | I <sub>LIL2</sub> | V <sub>IN</sub> = V <sub>DD</sub> , OSC <sub>IN</sub> , OSC <sub>OUT</sub>                            |      |     | 10  |      |
|                             | I <sub>LIL3</sub> | V <sub>IN</sub> = V <sub>DD</sub> , X <sub>IN</sub> , X <sub>OUT</sub>                                | 2.5  | 10  | 20  |      |
| Input Low Leakage Current   | I <sub>LIL1</sub> | V <sub>IN</sub> = 0 V<br>All input pins except I <sub>LIL2</sub> ,<br>I <sub>LIL3</sub> , and RESET   | –    | –   | –3  | μA   |
|                             | I <sub>LIL2</sub> | V <sub>IN</sub> = 0 V,<br>OSC <sub>IN</sub> , OSC <sub>OUT</sub>                                      |      |     | –10 |      |
|                             | I <sub>LIL3</sub> | V <sub>IN</sub> = 0 V, X <sub>IN</sub> , X <sub>OUT</sub>   | –2.5 | –10 | –20 |      |
| Output High Leakage Current | I <sub>LOH1</sub> | V <sub>OUT</sub> = V <sub>DD</sub><br>All output pins except I <sub>LOH2</sub>                        | –    | –   | 3   | μA   |
|                             | I <sub>LOH2</sub> | V <sub>OUT</sub> = 6 V<br>P1.0–P1.5   |      |     | 10  |      |
| Output Low Leakage Current  | I <sub>LOL</sub>  | V <sub>OUT</sub> = 0 V<br>All output pins   | –    | –   | –3  | μA   |
| Supply Current (note)       | I <sub>DD1</sub>  | Normal mode;<br>V <sub>DD</sub> = 4.5 V to 5.5 V<br>8-MHz CPU clock                                   | –    | 7   | 20  | mA   |
|                             | I <sub>DD2</sub>  | Idle mode;<br>V <sub>DD</sub> = 4.5 V to 5.5 V<br>8-MHz CPU clock                                     |      | 2   | 10  |      |
|                             | I <sub>DD3</sub>  | Stop mode;<br>V <sub>DD</sub> = 4.5 V to 5.5 V  |      | 1   | 10  | μA   |

**NOTE:** Supply current does not include the current drawn through internal pull-up resistors or external output current loads.

Table 15-3. Input/Output Capacitance


(T<sub>A</sub> = -20°C to +85°C, V<sub>DD</sub> = 0 V)

| Parameter          | Symbol           | Conditions  | Min | Typ | Max | Unit |
|--------------------|------------------|---|-----|-----|-----|------|
| Input capacitance  | C <sub>IN</sub>  | f = 1 MHz; unmeasured pins are connected to V <sub>SS</sub> | -   | -   | 10  | pF   |
| Output capacitance | C <sub>OUT</sub> |   |     |     |     |      |
| I/O capacitance    | C <sub>IO</sub>  |   |     |     |     |      |

Table 15-4. A.C. Electrical Characteristics

(T<sub>A</sub> = -20°C to +85°C, V<sub>DD</sub> = 4.5 V to 5.5 V)

| Parameter          | Symbol           | Conditions                       | Min | Typ  | Max | Unit              |
|--------------------|------------------|----------------------------------|-----|------|-----|-------------------|
| V-sync Pulse Width | t <sub>VW</sub>  | -                                | 4   | -    | -   | μs                |
| H-sync Pulse Width | t <sub>HW</sub>  | -                                | 3   | -    | -   | μs                |
| Noise Filter       | t <sub>NF1</sub> | P1.0-P1.3                        | -   | 350  | -   | ns                |
|                    | t <sub>NF2</sub> | RESET, H-sync, V-sync            | -   | 1000 |     |                   |
|                    | t <sub>NF3</sub> | Glitch filter (oscillator block) | -   | 25   |     |                   |
|                    | t <sub>NF4</sub> | CAPA                             | -   | 5    | -   | t <sub>CAPA</sub> |

NOTE: f<sub>CAPA</sub> = f<sub>OSC</sub>/128Figure 15-1. Input Timing Measurement Points for t<sub>NF1</sub> and t<sub>NF2</sub>


**Table 15-5. Data Retention Supply Voltage in Stop Mode**

(T<sub>A</sub> = - 20 °C to + 85 °C)

| Parameter                     | Symbol            | Conditions                           | Min | Typ | Max | Unit |
|-------------------------------|-------------------|--------------------------------------|-----|-----|-----|------|
| Data Retention Supply Voltage | V <sub>DDDR</sub> | Stop mode                            | 2   | –   | 6   | V    |
| Data Retention Supply Current | I <sub>DDDR</sub> | Stop mode, V <sub>DDDR</sub> = 2.0 V | –   | –   | 5   | μA   |

**NOTES:**

- Supply current does not include the current drawn through internal pull-up resistors or external output current loads.
- During the oscillator stabilization wait time (t<sub>WAIT</sub>), all the CPU operations must be stopped.








**Figure 15-2. Stop Mode Release Timing When Initiated by a RESET**



**Table 15-6. Main Oscillator and L-C Oscillator Frequency**

( $T_A = -20^{\circ}\text{C} + 85^{\circ}\text{C}$ ,  $V_{DD} = 4.5\text{ V to } 5.5\text{ V}$ )

| Oscillator          | Clock Circuit  | Conditions                                   | Min   | Typ | Max | Unit |
|---------------------|--|--|-------|-----|-----|------|
| Crystal             |   | OSD block active                             | 5     | 6   | 8   | MHz  |
|                     |  | OSD block inactive                           | 0.5   | 6   | 8   |      |
| Ceramic             |   | OSD block active                             | 5     | 6   | 8   | MHz  |
|                     |  | OSD block inactive                           | 0.5   | 6   | 8   |      |
| External Clock      |   | OSD block active                             | 5     | 6   | 8   | MHz  |
|                     |  | OSD block inactive                           | 0.5   | 6   | 8   |      |
| L-C Oscillator      |  | Recommend value;<br>$C1 = C2 = 20\text{ pF}$ | 5     | 6.5 | 8   | MHz  |
| CPU Clock Frequency |  | –  | 0.032 | 6.0 | 8   | MHz  |



**Figure 15-3. Clock Timing Measurement Points for  $X_{IN}$**

Table 15-7. Main Oscillator Clock Stabilization Time

(T<sub>A</sub> = -20°C + 85°C, V<sub>DD</sub> = 4.5 V to 5.5 V)

| Oscillator   | Symbol            | Test Condition  | Min | Typ  | Max | Unit |
|--|-------------------|---|-----|------|-----|------|
| Crystal  | -                 | V <sub>DD</sub> = 4.5 V to 6.0 V  | -   | -    | 20  | ms   |
| Ceramic  |                   | (Oscillation stabilization occurs when V <sub>DD</sub> is equal to the minimum oscillator voltage range.) |     |      | 10  |      |
| External Clock                                     |                   | X <sub>IN</sub> input High and Low level width (t <sub>xH</sub> , t <sub>xL</sub> )                       |     |      | 65  |      |
| Release Signal Setup Time                          | t <sub>SREL</sub> | Normal operation  | -   | 1000 | -   | ns   |
| Oscillation Stabilization Wait Time <sup>(1)</sup> | t <sub>WAIT</sub> | CPU clock = 8 MHz; Stop mode released by RESET  | -   | 8.3  | -   | ms   |
|  |                   | CPU clock = 8 MHz; Stop mode released by an interrupt   |     | (2)  |     |      |

**NOTES:**

- Oscillation stabilization time is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is released.
- The oscillation stabilization interval is determined by the basic timer (BT) input clock setting.

Table 15-8. A/D Converter Electrical Characteristics

(T<sub>A</sub> = -20°C to +85°C, V<sub>DD</sub> = 4.5 V to 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                        | Symbol           | Conditions        | Min                                  | Typ | Max             | Unit |
|----------------------------------|------------------|-------------------|--------------------------------------|-----|-----------------|------|
| Absolute Accuracy <sup>(1)</sup> | -                | CPU clock = 8 MHz | -                                    | -   | ± 0.5           | LSB  |
| Conversion Time <sup>(2)</sup>   | t <sub>CON</sub> |                   | t <sub>CPU</sub> × 25 <sup>(3)</sup> | -   | -               | -    |
| Analog Input Voltage             | V <sub>IAN</sub> | -                 | V <sub>SS</sub>                      | -   | V <sub>DD</sub> | V    |
| Analog Input Impedance           | R <sub>AN</sub>  | -                 | 2                                    | -   | -               | MΩ   |

**NOTES:**

- Excluding quantization error, absolute accuracy values are within ± 1/2 LSB.
- 'Conversion time' is the time required from the moment a conversion operation starts until it ends.
- The unit t<sub>CPU</sub> means one CPU clock period.

NOTES

# 16 MECHANICAL DATA

**OVERVIEW**

The KS88C8424 and the KS88C8432 microcontrollers are available in 42-pin SIP package (42-SDIP-600).




Figure 16-1. 42-Pin SDIP Package Mechanical Data (42-SDIP-600)

NOTES

# 17

## KS88P8432 OTP

### OVERVIEW

The KS88P8432 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS88C8424/C8432 microcontroller. It has an on-chip OTP ROM instead of a masked ROM. The EPROM is accessed by serial data format.

The KS88P8432 is fully compatible with the KS88C8424/C8432, both in function and pin configuration. The simple programming requirements of the KS88P8432 make the device ideal for use as an evaluation chip for the KS88C8424/C8432.




Figure 17-1. KS88P8432 Pin Assignment (42-SDIP)

Table 17-1. Descriptions of Pins Used to Read/Write the EPROM (KS88P8432)

| Main Chip<br>Pin Name            | During Programming               |           |     |   |
|----------------------------------|----------------------------------|-----------|-----|---|
|                                  | Pin Name                         | Pin No.   | I/O | Function  |
| P2.3 (Pin 4)                     | SDAT                             | 4         | I/O | Serial data pin (output when reading, Input when writing) Input and push-pull output port can be assigned |
| P2.2 (Pin 3)                     | SCLK                             | 3         | I/O | Serial clock pin (Input only pin)   |
| TEST                             | V <sub>PP</sub> (TEST)           | 13        | I   | 0 V: operating mode<br>5 V: test mode<br>12.5 V: OTP mode   |
| RESET                            | RESET                            | 33        | I   | 5 V: operating mode, 0 V: OTP mode  |
| V <sub>DD</sub> /V <sub>SS</sub> | V <sub>DD</sub> /V <sub>SS</sub> | 34/30, 37 | I   | Logic power supply pin.   |

Table 17-2. Comparison of KS88P8432 and KS88C8424/C8432 Features

| Characteristic                       | KS88P8432  | KS88C8424/C8432           |
|--------------------------------------|--|---------------------------|
| Program Memory                       | 32-Kbyte EPROM                                       | 24/32-Kbyte mask ROM      |
| Operating Voltage (V <sub>DD</sub> ) | 4.5 V to 5.5 V                                       | 4.5 V to 5.5 V            |
| OTP Programming Mode                 | V <sub>DD</sub> = 5 V, TEST V <sub>PP</sub> = 12.5 V | –                         |
| Pin Configuration                    | 42 SDIP  | 42 SDIP                   |
| EPROM Programmability                | User Program 1 time                                  | Programmed at the factory |

### OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the V<sub>PP</sub>(TEST) pin of the KS88P8432, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 16-3 below.

Table 17-3. Operating Mode Selection Criteria

| V <sub>DD</sub> | V <sub>PP</sub><br>(TEST) | REG/<br>MEM | ADDRESS<br>(A15-A0) | R/W | MODE                  |
|-----------------|---------------------------|-------------|---------------------|-----|-----------------------|
| 5 V             | 5 V                       | 0           | 0000H               | 1   | EPROM read            |
|                 | 12.5 V                    | 0           | 0000H               | 0   | EPROM program         |
|                 | 12.5 V                    | 0           | 0000H               | 1   | EPROM verify          |
|                 | 12.5 V                    | 1           | 0E3FH               | 0   | EPROM read protection |

NOTE: "0" means Low level; "1" means High level.



**NOTES**