BLF8G20LS-140V; BLF8G20LS-140GV

Power LDMOS transistor

Rev. 1 — 7 February 2014

Objective data sheet

1. Product profile

1.1 General description

140 W LDMOS power transistor with improved video bandwidth for base station applications at frequencies from 1805 MHz to 1990 MHz.

Table 1. Typical performance

Typical RF performance at $T_{case} = 25 \ ^{\circ}C$ in a common source class-AB production test circuit.

Test signal	f	I _{Dq}	V_{DS}	P _{L(AV)}	Gp	η_D	ACPR _{5M}
	(MHz)	(mA)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	1805 to 1880	900	28	35	18	30	-30 <u>[1]</u>

 Test signal: 3GPP test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF per carrier; 5 MHz carrier spacing.

1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low thermal resistance providing excellent thermal stability
- Decoupling leads to enable improved video bandwidth (<tbd>)
- Designed for broadband operation (1805 MHz to 1990 MHz)
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

 RF power amplifiers for W-CDMA base stations and multi carrier applications in the 1805 MHz to 1990 MHz frequency range



2. Pinning information

Pin	Description	Simplified outline	Graphic symbol
BLF8G20	LS-140V (SOT1244B)		
1	drain		
2	gate	- 4 1 5	6,7 → I ↓ 4,5
3	source [1		
4	decoupling lead	3	2 1 1
5	decoupling lead		aaa-003619
6	n.c.		
7	n.c.	6 2 7	
BLF8G20	LS-140GV (SOT1244C)		
1	drain		
2	gate		6 7 → 1 + 4,5
3	source		
4	decoupling lead		2 1 1
5	decoupling lead		aaa-003619
6	n.c.	6 2 7 3	
7	n.c.		

[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLF8G20LS-140V	-	earless flanged ceramic package; 6 leads	SOT1244B
BLF8G20LS-140GV	-	earless flanged ceramic package; 6 leads	SOT1244C

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage			-	65	V
V_{GS}	gate-source voltage			-0.5	+13	V
T _{stg}	storage temperature			-65	+150	°C
Tj	junction temperature		<u>[1]</u>	-	225	°C

[1] Continuous use at maximum temperature will affect the reliability, for details refer to the on-line MTF calculator.

BLF8G20LS-140V_20LS-140GV

5. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-c)}	thermal resistance from junction to case	$T_{case} = 80 \ ^{\circ}C; P_{L} = 35 \ W$	<tbd></tbd>	K/W

6. Characteristics

Table 6. DC characteristics

 $T_i = 25 \ ^{\circ}C$ unless otherwise specified.

.j=20°0	uniess ourerwise specified.					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	V_{GS} = 0 V; I_D = 1.8 mA	65	-	-	V
V _{GS(th)}	gate-source threshold voltage	V_{DS} = 10 V; I_{D} = 180 mA	1.5	1.9	2.3	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_{D} = 900 \text{ mA}$	1.6	2	2.4	V
I _{DSS}	drain leakage current	V_{GS} = 0 V; V_{DS} = 28 V	-	-	2.8	μA
I _{DSX}	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{\text{GS}} = V_{\text{GS(th)}} + 3.75 \ \text{V}; \\ V_{\text{DS}} = 10 \ \text{V} \end{array}$	-	32	-	A
I _{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	280	nA
9 _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; \text{ I}_{D} = 9 \text{ A}$	-	<tbd></tbd>	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 V;$ $I_D = 6.3 A$	-	0.08	-	Ω

Table 7. RF characteristics

Test signal: 2-carrier W-CDMA; 3GPP test model 1 with 64 DPCH; PAR = 8.4 dB at 0.01 % probability on the CCDF; $f_1 = 1807.5$ MHz; $f_2 = 1812.5$ MHz; $f_3 = 1872.5$ MHz; $f_4 = 1877.5$ MHz; RF performance at $V_{DS} = 28$ V; $I_{Dq} = 900$ mA; $T_{case} = 25$ °C; unless otherwise specified; in a water cooled AB test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	$P_{L(AV)} = 35 \text{ W}$	<tbd></tbd>	18	-	dB
η_D	drain efficiency	$P_{L(AV)} = 35 \text{ W}$	<tbd></tbd>	30	-	%
RL _{in}	input return loss	$P_{L(AV)} = 35 \text{ W}$	-	-10	<tbd></tbd>	dB
$ACPR_{5M}$	adjacent channel power ratio (5 MHz)	$P_{L(AV)} = 35 W$	-	-30	<tbd></tbd>	dBc

7. Test information


7.1 Ruggedness in class-AB operation

The BLF8G20LS-140V and BLF8G20LS-140GV are capable of withstanding a load mismatch corresponding to VSWR = <tbd> : 1 through all phases under the following conditions: $V_{DS} = 28 \text{ V}$; $I_{Dq} = 900 \text{ mA}$; $P_L = 140 \text{ W}$ (CW); f = 1800 MHz.


7.2 Impedance information

Table 8.Typical impedanceMeasured load-pull data; $I_{Dq} = 5$		
f	Z _S ^[1]	Z _L [1]
(MHz)	(Ω)	(Ω)
BLF8G20LS-140V		
2300	1.71 – j3.75	1.88 – j3.16
2400	2.01 – j4.01	1.67 – j3.33
2500	2.35 – j4.08	1.79 – j3.23
BLF8G20LS-140GV		
2300	1.71 – j5.75	1.67 – j5.29
2400	2.01 – j6.01	1.82 – j5.03
2500	2.35 – j6.08	1.62 – j5.08

[1] Z_S and Z_L defined in Figure 1.



Power LDMOS transistor



7.3 Test circuit

Table 9.List of components


See <u>Figure 2</u> for com	nponent layout.			
Component	Description	Value		Remarks
C1	multilayer ceramic chip capacitor	1.2 pF	[1]	ATC 800B
C2	multilayer ceramic chip capacitor	1 μF	[2]	Murata
C3	multilayer ceramic chip capacitor	100 nF	[2]	Murata
C4, C9	multilayer ceramic chip capacitor	12 pF	[1]	ATC 800B
C5, C12	multilayer ceramic chip capacitor	20 pF	[1]	ATC 800B
C6, C11, C14, C15	multilayer ceramic chip capacitor	220 nF	[2]	Murata
C7, C10, C13, C16	multilayer ceramic chip capacitor	4.7 μF, 50 V	[2]	Murata
C8	electrolytic capacitor	> 470 µF, 63 V		
R1	chip resistor	4.7 Ω, 1 % tolerance		SMD 0805
T1	transistor	-		NXP BLF8G20LS-140V

[1] American Technical Ceramics type 800B or capacitor of same quality.

[2] Murata or capacitor of same quality.


7.4 Graphical data

7.4.1 Pulsed CW



Power LDMOS transistor


7.4.2 IS-95




NXP Semiconductors

BLF8G20LS-140(G)V

Power LDMOS transistor




7.4.3 1-Carrier W-CDMA




NXP Semiconductors

BLF8G20LS-140(G)V

Power LDMOS transistor




7.4.4 2-Carrier W-CDMA



NXP Semiconductors


BLF8G20LS-140(G)V

Power LDMOS transistor



Power LDMOS transistor





Power LDMOS transistor

8. Package outline




Fig 21. Package outline SOT1244B

All information provided in this document is subject to legal disclaimers.




Fig 22. Package outline SOT1244C

All information provided in this document is subject to legal disclaimers.

9. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

10. Abbreviations

3GPP 3rd CCDF Co	escription d Generation Partnership Project omplementary Cumulative Distribution Function
CCDF Co	omplementary Cumulative Distribution Function
CW Co	
	ontinuous Wave
DPCH De	edicated Physical CHannel
ESD Ele	ectroStatic Discharge
IS-95 Inte	erim Standard 95
LDMOS Lat	terally Diffused Metal Oxide Semiconductor
MTF Me	edian Time to Failure
PAR Pe	eak-to-Average Ratio
SMD Su	Irface Mounted Device
VBW Vid	deo BandWidth
VSWR Vol	Itage Standing Wave Ratio
W-CDMA Wie	ideband Code Division Multiple Access

11. Revision history

Table 11. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF8G20LS-140V_20LS-140GV v.1	20140207	Objective data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLF8G20LS-140V_20LS-140GV

© NXP B.V. 2014. All rights reserved.

Objective data sheet

Power LDMOS transistor

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Power LDMOS transistor

14. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 3
6	Characteristics 3
7	Test information 3
7.1	Ruggedness in class-AB operation
7.2	Impedance information
7.3	Test circuit 5
7.4	Graphical data 6
7.4.1	Pulsed CW 6
7.4.2	IS-957
7.4.3	1-Carrier W-CDMA 8
7.4.4	2-Carrier W-CDMA 9
7.4.5	2-Tone VBW
8	Package outline 12
9	Handling information 14
10	Abbreviations 14
11	Revision history 14
12	Legal information 15
12.1	Data sheet status 15
12.2	Definitions
12.3	Disclaimers 15
12.4	Trademarks 16
13	Contact information 16
14	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 February 2014 Document identifier: BLF8G20LS-140V_20LS-140GV