## Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC

## FEATURES

- 2 LVCMOS Outputs
- Input/Output Frequency: 1 MHz to 150 MHz
- Supports LVCMOS or Sine Wave Input Clock
- Extremely low additive Jitter
- 8 mA Output Drive Strength
- Low Current Consumption
- Single $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or $3.3 \mathrm{~V}, \pm 10 \%$ Power Supply
- Operating Temperature Range
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Commercial)
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Industrial)
- Available in DFN-6L GREEN/RoHS Compliant Packages


## DESCRIPTION

The PL133-27 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-27 accepts a reference clock input of 1 MHz to 150 MHz and produces two outputs of the same frequency. Reference clock inputs may be LVCMOS or sine-wave signals (the inputs are internally AC-coupled). PL133-27 is designed to fit in a small $2 \times 1.3 \times 0.6 \mathrm{~mm}$ DFN package, and offers the best phase noise and jitter performance and lowest power consumption of any comparable IC.

## PACKAGE PIN CONFIGURATION



## BLOCK DIAGRAM



PL133-27

## Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC

PACKAGE PIN ASSIGNMENT

| Name | Package Pin \# | Type |  |
| :--- | :---: | :---: | :--- |
|  | DFN-6L |  |  |
| FIN | 1 | I | Reference clock input |
| CLK1 | 2 | 0 | Clock output |
| GND | 3 | P | GND connection |
| CLK0 | 4 | 0 | Clock output |
| VDD | 5 | P | VDD connection |
| OE | 6 | I | Output enable input |

## LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

## Signal Integrity and Termination Considerations

- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the $V_{D D} \operatorname{pin}(s)$ to limit noise from the power supply
- Multiple V ${ }_{D D}$ pins should be decoupled separately for best performance.
- Addition of a ferrite bead in series with $V_{D D}$ can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are $0.1 \mu \mathrm{~F}$ for designs using crystals $<50 \mathrm{MHz}$ and $0.01 \mu \mathrm{~F}$ for designs using crystals $>50 \mathrm{MHz}$.


## Typical CMOS termination

Place Series Resistor as close as possible to CMOS output

CMOS Output Buffer
(Typical buffer impedance 20 2 )

To CMOS Input


Use value to match output buffer impedance to $50 \Omega$ trace. Typical value $30 \Omega$

PL133-27
Low-Power, 1.62V to 3.63V, 1 MHz To $150 \mathrm{MHz}, 1: 2$ Fanout Buffer IC ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | SYMBOL | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage Range | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 | 4.6 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{I}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Output Voltage Range | $\mathrm{V}_{0}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ${ }^{*}$ |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

## AC SPECIFICATIONS

| PARAMETERS | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input (FIN) Frequency | $@ V_{D D}=2.5 \mathrm{~V}$ and 3.3 V | 1 MHz |  | 150 | MHz |
|  | $@ V_{D D}=1.8 \mathrm{~V}$ |  | 65 |  |  |
| Input (FIN) Signal Amplitude | Internally AC coupled | 0.8 |  | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{PP}}$ |
| Output Rise Time | 15 pF Load, $10 / 90 \% \mathrm{~V}_{\mathrm{DD}}, 3.3 \mathrm{~V}$ |  | 2 | 3 | ns |
| Output Fall Time | 15 pF Load, $90 / 10 \% \mathrm{~V}_{\mathrm{DD}}, 3.3 \mathrm{~V}$ |  | 2 | 3 | ns |
| Output to Output Skew |  |  |  | 500 | ps |
| Duty Cycle | Input Duty Cycle is $50 \%$ | 45 | 50 | 55 | $\%$ |

## DC SPECIFICATIONS

| PARAMETERS | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, Dynamic | $l_{\text {D }}$ | $V_{D D}=3.3 \mathrm{~V}, 25 \mathrm{MHz}$, No Load |  | 1.8 |  | mA |
|  |  | $V_{D D}=2.5 \mathrm{~V}, 25 \mathrm{MHz}$, No Load |  | 1.3 |  | mA |
|  |  | $V_{D D}=1.8 \mathrm{~V}, 25 \mathrm{MHz}$, No Load |  | 0.8 |  | mA |
| Operating Voltage | $V_{D D}$ |  | 1.62 |  | 3.63 | V |
| Output Low Voltage | VoL | $\mathrm{l}_{\mathrm{OL}}=+4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  | 0.4 | V |
| Output High Voltage | VOH | $\mathrm{I}_{\text {OH }}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.4 |  |  | V |
| Output Current | Iosd | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | 8 |  |  | mA |

Low-Power, 1.62V to 3.63V, 1 MHz To $150 \mathrm{MHz}, 1: 2$ Fanout Buffer IC NOISE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Additive Phase Jitter |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \text { Frequency }=26 \mathrm{MHz} \\ & \text { Offset }=12 \mathrm{KHz} \sim 5 \mathrm{MHz} \end{aligned}$ |  | 130 |  | fs |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \text {, Frequency }=100 \mathrm{MHz} \\ & \text { Offset }=12 \mathrm{KHz} \sim 20 \mathrm{MHz} \end{aligned}$ |  | 150 |  | fs |

PL133-27 Additive Phase Jitter:
VDD=3.3V, CLK=26MHz, Integration Range 12 KHz to 5 MHz : 0.127ps typical.


When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. To quantify the noise addition in the buffer we compare the Phase Jitter numbers from the input and the output. The difference is called "Additive Phase Jitter". The formula for the Additive Phase Jitter is as follows:

$$
\text { Additive Phase Jitter }=\sqrt{(\text { Output Phase Jitter) })^{2}-(\text { Input Phase Jitter })^{2}}
$$

PL133-27
Low-Power, 1.62V to 3.63V, 1 MHz To $150 \mathrm{MHz}, 1: 2$ Fanout Buffer IC PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

DFN-6L

| Symbol | Dimension in MM |  |
| :---: | :---: | :---: |
|  | Min. | Max. |
| A | 0.45 | 0.60 |
| A1 | 0.00 | 0.05 |
| A3 | 0.152 | 0.152 |
| b | 0.15 | 0.25 |
| e | 0.40 BSC |  |
| D | 1.25 | 1.35 |
| E | 1.95 | 2.05 |
| D1 | 0.75 | 0.85 |
| E1 | 0.95 | 1.05 |
| L | 0.20 | 0.30 |



## ORDERING INFORMATION (GREEN PACKAGE)



Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY: Micrel's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc.

