

FEATURES

- Bidirectional level translation**
- Operates from 1.15 V to 5.5 V**
- Low quiescent current < 5 μ A**
- No direction pin**
- Supports defense and aerospace applications (AQEC standard)**
- Military temperature range: -55°C to +125°C**
- Controlled manufacturing baseline**
- One assembly and test site**
- One fabrication site**
- Enhanced product change notification**
- Qualification data available on request**

APPLICATIONS


- SPI®, MICROWIRE™ level translation**
- Low voltage ASIC level translation**
- Smart card readers**
- Cell phones and cell phone cradles**
- Portable communications devices**
- Telecommunications equipment**
- Network switches and routers**
- Storage systems (SAN/NAS)**

GENERAL DESCRIPTIONS

The ADG3304-EP is a bidirectional logic level translator that contains four bidirectional channels. It can be used in multivoltage digital system applications, such as data transfer, between a low voltage digital signal processing controller and a higher voltage device using SPI and MICROWIRE interfaces. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction in which the translation takes place.

The voltage applied to V_{CCA} sets the logic levels on the A side of the device, while V_{CCY} sets the levels on the Y side. For proper operation, V_{CCA} must always be less than V_{CCY} . The V_{CCA} -compatible logic signals applied to the A side of the device appear as V_{CCY} -compatible levels on the Y side. Similarly, V_{CCY} -compatible

FUNCTIONAL BLOCK DIAGRAM



08845-001

Figure 1.

logic levels applied to the Y side of the device appear as V_{CCA} -compatible logic levels on the A side.

The enable pin (EN) provides three-state operation on both the A side and the Y side pins. When the EN pin is pulled low, the terminals on both sides of the device are in the high impedance state. The EN pin is referred to the V_{CCA} supply voltage and driven high for normal operation.

The ADG3304-EP is available in compact 14-lead TSSOP package.

Full details about this enhanced product are available in the [ADG3304](#) data sheet, which should be consulted in conjunction with this data sheet.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| | | | |
|--------------------------------|---|---|---|
| Features | 1 | Absolute Maximum Ratings | 6 |
| Applications..... | 1 | ESD Caution..... | 6 |
| Functional Block Diagram | 1 | Pin Configurations and Function Descriptions..... | 7 |
| General Descriptions | 1 | Outline Dimensions..... | 8 |
| Revision History | 2 | Ordering Guide | 8 |
| Specifications..... | 3 | | |

REVISION HISTORY

10/10—Revision 0: Initial Version

SPECIFICATIONS

$V_{CCY} = 1.65 \text{ V}$ to 5.5 V , $V_{CCA} = 1.15 \text{ V}$ to V_{CCY} , GND = 0 V, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ unless otherwise noted.

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ¹ | Max | Unit |
|---------------------------------|-----------------------|--|--|--|--|---------------|
| LOGIC INPUTS/OUTPUTS | | | | | | |
| A Side | | | | | | |
| Input High Voltage ² | V_{IHA} | $V_{CCA} = 1.2 \text{ V} + 0.1 \text{ V}/-0.05 \text{ V}$ $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ | $V_{CCA} \times 0.88$ $V_{CCA} \times 0.72$ 1.7 2.2 $V_{CCA} \times 0.7$ | $V_{CCA} \times 0.88$ $V_{CCA} \times 0.72$ 1.7 2.2 $V_{CCA} \times 0.7$ | | V |
| Input Low Voltage ² | V_{ILA} | $V_{CCA} = 1.2 \text{ V} + 0.1 \text{ V}/-0.05 \text{ V}$ $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ | | $V_{CCA} \times 0.35$ $V_{CCA} \times 0.35$ 0.7 0.8 $V_{CCA} \times 0.3$ | | V |
| Output High Voltage | V_{OHA} | $V_Y = V_{CCY}, I_{OH} = 20 \mu\text{A}$ | | $V_{CCA} - 0.4$ | | V |
| Output Low Voltage | V_{OLA} | $V_Y = 0 \text{ V}, I_{OL} = 20 \mu\text{A}$ | | 0.4 | | V |
| Capacitance ² | C_A | $f = 1 \text{ MHz}, EN = 0$ | 9 | | | pF |
| Leakage Current | $I_{LA, \text{Hi-Z}}$ | $V_A = 0 \text{ V}/V_{CCA}, EN = 0$ | | | ± 1 | μA |
| Y Side | | | | | | |
| Input High Voltage ² | V_{IHY} | $V_{CCY} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCY} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCY} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCY} = 5 \text{ V} \pm 0.5 \text{ V}$ | | $V_{CCY} \times 0.67$ 1.7 2 $V_{CCY} \times 0.7$ | | V |
| Input Low Voltage ² | V_{ILY} | $V_{CCY} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCY} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCY} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCY} = 5 \text{ V} \pm 0.5 \text{ V}$ | | | $V_{CCY} \times 0.35$ 0.7 0.8 $V_{CCY} \times 0.25$ | V |
| Output High Voltage | V_{OHY} | $V_A = V_{CCA}, I_{OH} = 20 \mu\text{A}$ | | $V_{CCY} - 0.4$ | | V |
| Output Low Voltage | V_{OLY} | $V_A = 0 \text{ V}, I_{OL} = 20 \mu\text{A}$ | | 0.4 | | V |
| Capacitance ² | C_Y | $f = 1 \text{ MHz}, EN = 0$ | 6 | | | pF |
| Leakage Current | $I_{LY, \text{Hi-Z}}$ | $V_Y = 0 \text{ V}/V_{CCY}, EN = 0$ | | | ± 1 | μA |
| Enable (EN) | | | | | | |
| Input High Voltage ² | V_{IHEN} | $V_{CCA} = 1.2 \text{ V} + 0.1 \text{ V}/-0.05 \text{ V}$ $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ | | $V_{CCA} \times 0.88$ $V_{CCA} \times 0.72$ 1.7 2.2 $V_{CCA} \times 0.7$ | | V |
| Input Low Voltage ² | V_{ILEN} | $V_{CCA} = 1.2 \text{ V} + 0.1 \text{ V}/-0.05 \text{ V}$ $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ | | | $V_{CCA} \times 0.35$ $V_{CCA} \times 0.35$ 0.7 0.8 $V_{CCA} \times 0.3$ | V |
| Leakage Current | I_{LEN} | $V_{EN} = 0 \text{ V}/V_{CCA}, V_A = 0 \text{ V}$ | | | ± 1 | μA |
| Capacitance ² | C_{EN} | | 3 | | | pF |
| Enable Time ² | t_{EN} | $R_S = R_T = 50 \Omega$ $V_A = 0 \text{ V}/V_{CCA} (\text{A} \rightarrow \text{Y})$ $V_Y = 0 \text{ V}/V_{CCY} (\text{Y} \rightarrow \text{A})$ | | 1 | 1.8 | μs |

ADG3304-EP

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ¹ | Max | Unit |
|---|--------------------------|--|-----|------------------|-----|------|
| SWITCHING CHARACTERISTICS ² 3.3 V ± 0.3 V ≤ V _{CCA} ≤ V _{CCY} , V _{CCY} = 5 V ± 0.5 V A→Y Level Translation | | R _S = R _T = 50 Ω, C _L = 50 pF | | | | |
| Propagation Delay | t _{P, A→Y} | | | 6 | 15 | ns |
| Rise Time | t _{R, A→Y} | | | 2 | 5 | ns |
| Fall Time | t _{F, A→Y} | | | 2 | 5 | ns |
| Maximum Data Rate | D _{MAX, A→Y} | | | 50 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, A→Y} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, A→Y} | | | 3 | | ns |
| Y→A Level Translation | | R _S = R _T = 50 Ω, C _L = 15 pF | | | | |
| Propagation Delay | t _{P, Y→A} | | | 4 | 10 | ns |
| Rise Time | t _{R, Y→A} | | | 1 | 5 | ns |
| Fall Time | t _{F, Y→A} | | | 3 | 10 | ns |
| Maximum Data Rate | D _{MAX, Y→A} | | | 50 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, Y→A} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, Y→A} | | | 2 | | ns |
| 1.8 V ± 0.15 V ≤ V _{CCA} ≤ V _{CCY} , V _{CCY} = 3.3 V ± 0.3 V | | | | | | |
| A→Y Translation | | R _S = R _T = 50 Ω, C _L = 50 pF | | | | |
| Propagation Delay | t _{P, A→Y} | | | 8 | 15 | ns |
| Rise Time | t _{R, A→Y} | | | 2 | 8 | ns |
| Fall Time | t _{F, A→Y} | | | 2 | 8 | ns |
| Maximum Data Rate | D _{MAX, A→Y} | | | 50 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, A→Y} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, A→Y} | | | 4 | | ns |
| Y→A Translation | | R _S = R _T = 50 Ω, C _L = 15 pF | | | | |
| Propagation Delay | t _{P, Y→A} | | | 5 | 12 | ns |
| Rise Time | t _{R, Y→A} | | | 2 | 5 | ns |
| Fall Time | t _{F, Y→A} | | | 2 | 5 | ns |
| Maximum Data Rate | D _{MAX, Y→A} | | | 50 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, Y→A} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, Y→A} | | | 3 | | ns |
| 1.15 V to 1.3 V ≤ V _{CCA} ≤ V _{CCY} , V _{CCY} = 3.3 V ± 0.3 V | | | | | | |
| A→Y Translation | | R _S = R _T = 50 Ω, C _L = 50 pF | | | | |
| Propagation Delay | t _{P, A→Y} | | | 9 | 27 | ns |
| Rise Time | t _{R, A→Y} | | | 3 | 8 | ns |
| Fall Time | t _{F, A→Y} | | | 2 | 8 | ns |
| Maximum Data Rate | D _{MAX, A→Y} | | | 40 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, A→Y} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, A→Y} | | | 10 | | ns |
| Y→A Translation | | R _S = R _T = 50 Ω, C _L = 15 pF | | | | |
| Propagation Delay | t _{P, Y→A} | | | 5 | 13 | ns |
| Rise Time | t _{R, Y→A} | | | 2 | 6 | ns |
| Fall Time | t _{F, Y→A} | | | 2 | 6 | ns |
| Maximum Data Rate | D _{MAX, Y→A} | | | 40 | | Mbps |
| Channel-to-Channel Skew | t _{SKEW, Y→A} | | | 2 | | ns |
| Part-to-Part Skew | t _{PPSKEW, Y→A} | | | 4 | | ns |

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ¹ | Max | Unit |
|--|--|--|--|-----------------------------------|------------------------------------|------------------------------------|
| 1.15 V to 1.3 V $\leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 1.8 \text{ V} \pm 0.3 \text{ V}$ A \rightarrow Y Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew | $t_{P,A\rightarrow Y}$ $t_{R,A\rightarrow Y}$ $t_{F,A\rightarrow Y}$ $D_{MAX,A\rightarrow Y}$ $t_{SKEW,A\rightarrow Y}$ $t_{PPSKEW,A\rightarrow Y}$ | $R_S = R_T = 50 \Omega$, $C_L = 50 \text{ pF}$ | | 12 7 3 25 2 15 | 35 18 8 ns ns ns | ns ns ns Mbps ns ns |
| Y \rightarrow A Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew | $t_{P,Y\rightarrow A}$ $t_{R,Y\rightarrow A}$ $t_{F,Y\rightarrow A}$ $D_{MAX,Y\rightarrow A}$ $t_{SKEW,Y\rightarrow A}$ $t_{PPSKEW,Y\rightarrow A}$ | $R_S = R_T = 50 \Omega$, $C_L = 15 \text{ pF}$ | | 14 5 2.5 25 3 23.5 | 40 24 10 ns ns ns | ns ns ns Mbps ns ns |
| 2.5 V $\pm 0.2 \text{ V} \leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 3.3 \text{ V} \pm 0.3 \text{ V}$ A \rightarrow Y Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew | $t_{P,A\rightarrow Y}$ $t_{R,A\rightarrow Y}$ $t_{F,A\rightarrow Y}$ $D_{MAX,A\rightarrow Y}$ $t_{SKEW,A\rightarrow Y}$ $t_{PPSKEW,A\rightarrow Y}$ | $R_S = R_T = 50 \Omega$, $C_L = 50 \text{ pF}$ | | 7 2.5 2 60 1.5 4 | 15 6 8 ns ns ns | ns ns ns Mbps ns ns |
| Y \rightarrow A Translation Propagation Delay Rise Time Fall Time Maximum Data Rate Channel-to-Channel Skew Part-to-Part Skew | $t_{P,Y\rightarrow A}$ $t_{R,Y\rightarrow A}$ $t_{F,Y\rightarrow A}$ $D_{MAX,Y\rightarrow A}$ $t_{SKEW,Y\rightarrow A}$ $t_{PPSKEW,Y\rightarrow A}$ | $R_S = R_T = 50 \Omega$, $C_L = 15 \text{ pF}$ | | 5 1 3 60 2 3 | 12 6 8 ns ns ns | ns ns ns Mbps ns ns |
| POWER REQUIREMENTS Power Supply Voltages Quiescent Power Supply Current Three-State Mode Power Supply Current | V_{CCA} V_{CCY} I_{CCA} I_{CCY} $I_{Hi-Z,A}$ $I_{Hi-Z,Y}$ | $V_{CCA} \leq V_{CCY}$ $V_A = 0 \text{ V}/V_{CCA}$, $V_Y = 0 \text{ V}/V_{CCY}$, $V_{CCA} = V_{CCY} = 5.5 \text{ V}$, EN = 1 $V_A = 0 \text{ V}/V_{CCA}$, $V_Y = 0 \text{ V}/V_{CCY}$, $V_{CCA} = V_{CCY} = 5.5 \text{ V}$, EN = 1 $V_{CCA} = V_{CCY} = 5.5 \text{ V}$, EN = 0 $V_{CCA} = V_{CCY} = 5.5 \text{ V}$, EN = 0 | 1.15 1.65 0.17 0.27 0.1 0.1 | 5.5 5.5 5 5 5 5 | 5.5 5.5 μA μA μA μA | V V μA μA μA μA |

¹ T_A for typical specifications is +25°C.² Guaranteed by design, not production tested.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

| Parameter | Rating |
|---|--------------------------------|
| V_{CCA} to GND | -0.3 V to +7 V |
| V_{CCY} to GND | V_{CCA} to +7 V |
| Digital Inputs (A) | -0.3 V to ($V_{CCA} + 0.3$ V) |
| Digital Inputs (Y) | -0.3 V to ($V_{CCY} + 0.3$ V) |
| EN to GND | -0.3 V to +7 V |
| Operating Temperature Range | -55°C to +125°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | 150°C |
| θ_{JA} Thermal Impedance (4-Layer Board) | |
| 14-Lead TSSOP | 112.6°C/W |
| Lead Temperature, Soldering | |
| Vapor phase(60 sec) | 215°C |
| Infrared (15 sec) | 220°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 14-Lead TSSOP
Pin Configuration

Table 3. 14-Lead TSSOP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|------------------|---|
| 1 | V _{CCA} | Power Supply Voltage Input for the A1 to A4 I/O Pins ($1.15 \text{ V} \leq V_{CCA} \leq V_{CCY}$). |
| 2 | A1 | Input/Output A1. Referenced to V _{CCA} . |
| 3 | A2 | Input/Output A2. Referenced to V _{CCA} . |
| 4 | A3 | Input/Output A3. Referenced to V _{CCA} . |
| 5 | A4 | Input/Output A4. Referenced to V _{CCA} . |
| 6, 9 | NC | No Connect. |
| 7 | GND | Ground. |
| 8 | EN | Active High Enable Input. |
| 10 | Y4 | Input/Output Y4. Referenced to V _{CCY} . |
| 11 | Y3 | Input/Output Y3. Referenced to V _{CCY} . |
| 12 | Y2 | Input/Output Y2. Referenced to V _{CCY} . |
| 13 | Y1 | Input/Output Y1. Referenced to V _{CCY} . |
| 14 | V _{CCY} | Power Supply Voltage Input for the Y1 to Y4 I/O Pins ($1.65 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$). |


Table 4. Truth Table

| EN | Y I/O Pins | A I/O Pins |
|----|-------------------------------|-------------------------------|
| 0 | Hi-Z ¹ | Hi-Z ¹ |
| 1 | Normal operation ² | Normal operation ² |

¹ High impedance state.

² In normal operation, the ADG3304-EP performs level translation.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 3. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

061908A

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|-------------------|-------------------|---|----------------|
| ADG3304SRU-EP-RL7 | -55°C to +125°C | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |