

2.4 GHz High-Gain, High-Efficiency Front-end Module

SST12LF03

Data Sheet

The SST12LF03 is a fully integrated Front-End Module (FEM) for WLAN 802.11b/g/ n and Bluetooth® systems. The SST12LF03 RF modules includes a PA, a LNA, and an antenna switch, making it ideal for WLAN/BT embedded applications where small size and high performance are required. Designed in compliance with IEEE 802.11 b/g/n applications and based on GaAs PHEMT/HBT technology, the SST12LF03 operates within the frequency range of 2.4- 2.5 GHz with a very low DC-current consumption. The Transmitter chain has excellent linearity, typically 3% added EVM up to 19 dBm output power for 54 Mbps 802.11g operation, while meeting 802.11b spectrum mask at 22 dBm. The receiver chain provides a low noise amplifier and has options for simultaneous WLAN and Bluetooth operation. The SST12LF03 is offered in a 20-contact UQFN package.

Features

- Input/output ports are matched to 50Ω internally and DC decoupled.
- Packages available
 - 20-contact UQFN 3mm x 3mm x 0.55mm
- All non-Pb (lead-free) devices are RoHS compliant

Transmitter Chain:

- · High gain:
 - Typically 28 dB gain across 2.4–2.5 GHz over temperature -20°C to +85°C for Transmitter.
- High linear output power:
 - Meets 802.11g OFDM ACPR requirement up to 21 dBm
 - 3% added EVM up to 19 dBm for 54 Mbps 802.11g signal Meets 802.11b ACPR requirement up to 22 dBm
- · High power-added efficiency/Low operating current for 802.11b/g/n applications
 - $\sim 25\%$ @ Pout = 22 dBm for 802.11b/a
- Low I_{REF} power-up/down control
 - $-I_{REF} < 2 mA$
- Low quiescent current
 - -~55 mA Icq
- High-speed power-up/down
 - Turn on/off time (10%- 90%) <100 ns
 - Typical power-up/down delay with driver delay included <200 ns
- Low shut-down current (~2 μA)
- Limited variation over temperature
 - -~1 dB power variation between -20°C to +85°C
 - ~2 dB gain variation between -20°C to +85°C

- Temperature and load insensitive on-chip power detector
 - ->20 dB dynamic range, temperature-stable, on-chip power detection

Receiver Chain:

- LNA ON:
 - Typically 12 dB gain
 - 3.1 dB noise figure
 - ->5dB P1dB

Bluetooth Path:

- Typically 2.5 dB loss
- Simultaneous BT/WLAN Rx mode:
 - -8 dB gain

Applications

- WLAN (IEEE 802.11b/g/n)
- Home RF
- Cordless phones
- 2.4 GHz ISM wireless equipment
- Zigbee®
- Bluetooth®



Data Sheet

Product Description

The SST12LF03 is a 2.4 GHz Front-end Module (FEM) designed in compliance with IEEE 802.11b/g/n applications. It combines a high-performance Power Amplifier (PA), a low-noise amplifier, and an antenna switch. The single-pole, three-throw, antenna switch provides WLAN transmit and receive capability as well as Bluetooth® connectivity. The receive path also allow for simultaneous WLAN and Bluetooth operation.

The TX chain includes a high-efficiency PA based on the InGaP/GaAs HBT technology. This chain typically provides 28 dB gain with 25% power-added efficiency (PAE) @ POUT = 22 dBm for 802.11g and 802.11b operation.

The TX chain has excellent linearity, typically 3% added EVM at 19 dBm output power for 54 Mbps 802.11g operation, while meeting 802.11g spectrum mask at 22 dBm.

The SST12LF03 also features easy board-level usage along with high-speed power-up/down controls. Ultra-low reference current (total I_{REF} ~2 mA) makes the SST12LF03 controllable directly from the baseband chip. These features, coupled with low operating current, make the SST12LF03 ideal for the final stage power amplification in battery-powered 802.11b/g/n WLAN transmitter applications.

The SST12LF03 transmitter has a linear on-chip, single-ended power detector, which is temperature stable, load insensitive, and has a linear dynamic range greater than 20 dB. The excellent on-chip power detector provides a reliable solution to board-level power control. In addition, the receiver path includes an LNA, has the option for simultaneous WLAN and Bluetooth operation, and an optional low-loss LNA bypass path. In WLAN operating mode, the receiver provides typically 12 dB gain and only 3.1 dB noise figure and >5 dB P1dB. Operating with simultaneous WLAN/BT, the receiver will provide both the WLAN and Bluetooth ports with 8 dB gain and 3.1 dB noise figure.

All input/output RF ports are single-ended, DC blocked, and internally matched to 50 Ω . No external DC-blocking capacitors or matching components are necessary. This helps reduce the system board Bill of Materials (BOM) cost.

The SST12LF03 is offered in a 20-contact UQFN package. See Figure 2 for pin assignments and Table 1 for pin descriptions.



Data Sheet

Functional Blocks




Figure 1: Functional Block Diagram



Data Sheet

Pin Assignments




Figure 2: Pin Assignments for 20-contact UQFN



Data Sheet

Pin Descriptions

Table 1: Pin Description

Symbol	Pin No.	Pin Name	Type ¹	Function
DNC	1	Do Not Connect		Do not connect to this pin
SRX	2			WLAN Receive Antenna Switch control
DNC	3	Do Not Connect		Do not connect to this pin
STX	4	STX		WLAN Transmit Antenna Switch control
SREF	5	C _{REF}		Control pin reference high-level input
ANT	6	Antenna	I/O	Antenna port, AC coupled
SBT	7	SBT		BT antenna switch control
SBTR	8	SBTR		Switch control for simultaneous BT/RX
GND	9	Ground		Ground pin
VCC3	10	V _{CC3}	PWR	LNA power supply
BT	11			BT port, AC coupled
RX	12	R _X	1	WLAN receive port, AC coupled
GND	13	Ground		Ground pin
TX	14	T _X	0	WLAN transmit port, AC coupled
DNC	15	Do Not Connect		Do not connect to this pin
DET	16			WLAN transmit power detector
VCC1	17	V _{CC1}		WLAN power amplifier power supply #1
PEN	18			WLAN PA enable
LEN	19			LNA enable
VCC2	20	V _{CC2}	PWR	WLAN power amplifier power supply #2
Center	GND	Ground		Ground pin

T1.0 75010

1. I=Input, O=Output



Data Sheet

Electrical Specifications

The DC and RF specifications for the power amplifier are specified below. Refer to Table 3 for the DC voltage and current specifications. Refer to Figures 3 through 9 for the RF performance.

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Input power to pin 3 (P _{IN})	+5 dBm
Average output power from pin 11 (P _{OUT}) ¹	+26 dBm
Supply Voltage at pins 6 and 9 (V _{CC})	0.3V to +4.2V
Reference voltage to pin 4 (V _{REF})	0.3V to +3.3V
DC supply current (I _{CC}) ²	400 mA
Operating Temperature (T _A)	40°C to +85°C
Storage Temperature (T _{STG})	40°C to +120°C
Maximum Junction Temperature (T _J)	+150°C
Surface Mount Solder Reflow Temperature	260°C for 10 seconds

^{1.} Never measure with CW source. Pulsed single-tone source with <50% duty cycle is recommended. Exceeding the maximum rating of average output power could cause permanent damage to the device.

Table 2: Operating Range

Range	Ambient Temp	V _{cc}
Extended	-20°C to +85°C	3.3V

Table 3: DC Electrical Characteristics

Symbol	Parameter	Min.	Тур	Max.	Unit
V _{CC}	TX Supply Voltage at pins 6 and 9	3.0	3.3	4.2	V
I _{CQ}	TX Idle current for 802.11g to meet EVM ~3% @ 19 dBm		55		mA
V _{REG}	TX Reference Voltage	2.75	2.80	2.95	V
PEN	PA Enabled; PA Off			2.0	V
Icc	TX Supply Current				
	for 11g OFDM 54 Mbps signal, P _{OUT} = 22 dBm		175		mA
	for 11b DSSS 1 Mbps signal, P _{OUT} = 22 dBm		185		mA
V _{DD}	LNA Supply Voltage at pin 10	3.0	3.3	4.2	V
I _{DD}	LNA Supply Current		15		mA
V _{CNTL}	Control Voltage logic high, SRX, STX, SBT, LEN	2.8	3.3	V _{CC}	V
	Control Voltage logic low	0		1.5	V

T3.1 75010

^{2.} Measured with 100% duty cycle 54 Mbps 802.11g OFDM Signal



SST12LF03

Data Sheet

Table 4: TX Chain WLAN RF Characteristics

Symbol	Parameter	Min.	Тур	Max.	Unit	Test Condition
F _{L-U}	Frequency range	2412		2484	MHz	
G	Small signal gain	26	29		dB	TX and PA On
G _{VAR1}	Gain variation over band (2412–2484 MHz)			±0.5	dB	TX and PA On
G _{VAR2}	Gain ripple over channel (20 MHz)		0.2	1	dB	TX and PA On
P _{OUT}	Output power meets 11g OFDM 6 Mbps spectrum mask	20	22		dBm	TX and PA On
	Output power meets 11b DSSS 1 Mbps spectrum mask	20	22		dBm	TX and PA On
Added EVM	@ 19 dBm output power with 11g OFDM 54 Mbps signal		3		%	TX and PA On
2f, 3f, 4f, 5f	Harmonics at 22 dBm, without external filters			-35	dBc	TX and PA On
ISO1	Isolation (TX to RX)		-12		dB	TX and PA On
ISO2	Isolation (TX to BT)		-10		dB	TX and PA On
ISO3	Isolation (RX to TX)		-30		dB	TX and PA On
ISO4	Isolation (BT to TX)		-50		dB	TX and PA On

T4.0 75010

Table 5: RX Chain WLAN RF Characteristics

Symbol	Parameter	Min.	Тур	Max.	Unit	Test Condition
F _{L-U}	Frequency range	2412		2484	MHz	
G _{ON}	Gain with LNA on	10	12		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
P1dB	Receiver 1 dB compression		5		dBm	LEN=SRX=High PEN=STX=SBT=SBTR=Low
G _{ONS}	Gain with LNA on and simultaneous BT	7	8		dB	LEN=SRX=High PEN=STX=SBT=Low
ILs	Insertion loss with LNA bypassed to BT and RX simultaneous		4.8		dB	SBT=SBTR=High PEN=STX=SRX=LEN=Low
NF _{ON}	Noise figure with LNA on		3.1		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
NF _{ONS}	Noise figure with LNA on and simultaneous BT		3.1		dB	LEN=SRX=High PEN=STX=SBT=Low
I _{DD}	Receiver supply current with LNA on		15		mA	LEN=High
ISO _{BT-RX}	Isolation BT to RX		17		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
ISO _{BT-TX}	Isolation TX to RX with TX on		25		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
RL _{ANT}	Receiver input return loss at the antenna with LNA on		12		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
RL _{RX}	Receiver output return loss with WLAN only		12		dB	LEN=SRX=High PEN=STX=SBT=SBTR=Low
RX _{RXS}	Receiver output return loss with simultaneous WLAN/BT		10		dB	LEN=SRX=High PEN=STX=SBT=Low

T5.0 75010



SST12LF03

Data Sheet

Table 6: Bluetooth Chain RF Characteristics

Symbol	Parameter	Min.	Тур	Max.	Unit	Test Condition
F _{L-U}	Frequency range	2412		2484	MHz	
IL	Loss: antenna to BT		2.5		dB	SBT=High LEN=PEN=STX=SRX=SBTR= Low
G _{ONS}	Gain with LNA on and simultaneous BT	7	8		dB	LEN=SRX=SBTR=High PEN=STX=SBT=Low
NF _{ONS}	Noise figure with LNA on and simultaneous BT		3.1		dB	LEN=SRX=SBTR=High PEN=STX=SBT=Low
RL _{ANT}	Receiver input return loss at the antenna with LNA on		12		dB	SBT=High PEN=STX=SBTR=LEN=SRX= Low
BT _{RX}	Receiver output return loss		12		dB	SBT=High PEN=STX=SBTR=LEN=SRX= Low
RX _{RXS}	Receiver output return loss with simultaneous WLAN/BT		8		dB	SBT=SBTR=High PEN=STX=LEN=SRX=Low

T6.0 75010

Table 7: Switch Control Logic

Mode	STX	SRX	SBT	SBTR	PEN	LEN
All Off (not supported)	L	L	L	L	L	L
Bluetooth On	L	L	Н	L	L	Н
WLAN TX On	Н	L	L	L	Н	L
WLAN RX On	L	Н	L	L	L	Н
Simultaneous WLAN/BT RX On	L	Н	L	Н	L	Н

T7.0 75010



SST12LF03

Data Sheet

Typical WLAN Transmitter Performance Characteristics

Test Conditions: V_{CC} = 3.3V, PEN=2.80V, STX=High, SRX=SBT=SBTR=Low, T_A = 25°C, unless otherwise specified




Figure 3: S-Parameters for WLAN Transmitter



Data Sheet

Typical WLAN Transmitter Performance Characteristics

Test Conditions: V_{CC} = 3.3V, PEN=2.80V, STX=High, SRX=SBT=SBT=Low, T_A = 25°C, 54 Mbps 802.11g OFDM Signal Equalizer Training Setting using Channel Estimation Sequence and Data




Figure 4: WLAN Tx EVM with 802.11g OFDM 54 Mbps



2.4 GHz High-Gain, High-Efficiency Front-end Module

SST12LF03




Figure 5: WLAN Tx Gain with 802.11g OFDM 54 Mbps




Figure 6: WLAN Tx Supply Current with 802.11g OFDM 54 Mbps



2.4 GHz High-Gain, High-Efficiency Front-end Module

SST12LF03




Figure 7: WLAN Tx Detector Voltage with 802.11g OFDM 54 Mbps



2.4 GHz High-Gain, High-Efficiency Front-end Module SST12LF03 A Microchip Technology Company

Data Sheet

Typical WLAN Receiver Performance Characteristics

Test Conditions: V_{DD} = 3.3V, SRX=LEN=High, STX = SBT=SBTR=Low, T_A = 25°C, unless otherwise specified




Figure 8: WLAN Receiver Gain



SST12LF03




Figure 9: WLAN Rx Noise Figure



2.4 GHz High-Gain, High-Efficiency Front-end Module

SST12LF03





Figure 10: Typical Schematic for High-Efficiency 802.11b/g/n Applications



Data Sheet

Product Ordering Information



Valid combinations for SST12LF03

SST12LF03-Q3DE

SST12LF03 Evaluation Kits

SST12LF03-Q3DE-K


Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

^{1.} Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".



Data Sheet

Packaging Diagrams



- at the body edge and shape of inboard terminals near the corners.
 - 2. From the bottom view, the pin #1 indicator may be either a 45-degree chamfer or a half-circle notch.
 - The external paddle is electrically connected to the die back-side and to VSS. This paddle must be soldered to the PC board; it is required to connect this paddle to the Vss of the unit. Connection of this paddle to any other voltage potential result in shorts and electrical malfunction of the device.
 - 4. Untoleranced dimensions are nominal target dimensions.

5. All linear dimensions are in millimeters (max/min).

20-uqfn-3x3-Q3D-1.0

Figure 11:20-Contact Ultra-thin Qual Flat No-lead (UQFN) SST Package Code: Q3D



A Microchip Technology Company

Data Sheet

Table 8: Revision History

Revision		Description	Date
Α	•	Initial release of data sheet	Jun 2011
В	•	Various updates in Features and Product Description	Sep 2011
	•	Updated pin names in Figure 1 on page 3, Figure 2 on page 4, and Table 1 on page 5	
	•	Revised values in Table 3 on page 6, Table 5 on page 7, Table 6 on page 8, and Table 7 on page 8	
	•	Minor change in "Product Ordering Information" on page 16	

ISBN: 978-1-61341-643-3

© 2011 Silicon Storage Technology, Inc-a Microchip Technology Company. All rights reserved.

SST, Silicon Storage Technology, the SST logo, SuperFlash, MTP, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Silicon Storage Technology, Inc. All other trademarks and registered trademarks mentioned herein are the property of their respective owners.

Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.

Memory sizes denote raw storage capacity; actual usable capacity may be less.

SST makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of Sale

For sales office locations and information, please see www.microchip.com.

Silicon Storage Technology, Inc. A Microchip Technology Company www.microchip.com