



1GB – 2x64Mx72 DDR2 SDRAM UNBUFFERED, w/PLL, Mini-DIMM

FEATURES

- Unbuffered 244-pin, dual in-line memory module (Mini-DIMM)
- Fast data transfer rates: PC2-6400*, PCS-5300*, PC2-4200 and PC2-3200
- Utilizes 800*, 667*, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = V_{CCQ} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$ to 3.6V
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- Programmable CAS# latency (CL): 3, 4, 5* and 6*
- Programmable burst: Length (4, 8)
- On-die termination (ODT)
- Serial Presence Detect (SPD) with EEPROM
- JEDEC Standard 1.8V I/O (SSTK_18 Compatible)
- Gold (Au) edge contacts
- Dual Rank
- RoHS compliant
- Package option
 - 244 Pin Mini-DIMM
 - PCB – 30.00mm (1.181") TYP

DESCRIPTION

The WV3HG264M72EEU is a 2x64Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 64Mx8 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 244-pin DIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change without notice.

- NOTE: Consult factory for availability of:
- Vendor source control options
 - Industrial temperature option

OPERATING FREQUENCIES

| | PC2-3200 | PC2-4200 | PC2-5300* | PC2-6400* |
|-------------|----------|----------|-----------|-----------|
| Clock Speed | 200MHz | 266MHz | 333MHz | 400MHz |
| CL-tRCD-tRP | 3-3-3 | 4-4-4 | 5-5-5 | 6-6-6 |

*Consult factory for availability.



PIN CONFIGURATION

| Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol |
|---------|--------|---------|--------|---------|--------|---------|--------|
| 1 | VREF | 62 | A4 | 123 | Vss | 184 | Vccq |
| 2 | Vss | 63 | Vccq | 124 | DQ4 | 185 | A3 |
| 3 | DQ0 | 64 | A2 | 125 | DQ5 | 186 | A1 |
| 4 | DQ1 | 65 | Vcc | 126 | Vss | 187 | Vcc |
| 5 | Vss | 66 | Vss | 127 | DM0 | 188 | CK0 |
| 6 | DQS0# | 67 | Vss | 128 | NC | 189 | CK0# |
| 7 | DQS0 | 68 | NC | 129 | Vss | 190 | Vcc |
| 8 | Vss | 69 | Vcc | 130 | DQ6 | 191 | A0 |
| 9 | DQ2 | 70 | A10/AP | 131 | DQ7 | 192 | BA1 |
| 10 | DQ3 | 71 | BA0 | 132 | Vss | 193 | Vcc |
| 11 | Vss | 72 | Vcc | 133 | DQ12 | 194 | RAS# |
| 12 | DQ8 | 73 | WE# | 134 | DQ13 | 195 | Vccq |
| 13 | DQ9 | 74 | Vccq | 135 | Vss | 196 | CS0# |
| 14 | Vss | 75 | CAS# | 136 | DM1 | 197 | Vccq |
| 15 | DQS1# | 76 | Vccq | 137 | NC | 198 | ODT0 |
| 16 | DQS1 | 77 | CS1# | 138 | Vss | 199 | A13 |
| 17 | Vss | 78 | ODT1 | 139 | NC | 200 | Vcc |
| 18 | NC | 79 | Vccq | 140 | NC | 201 | NC |
| 19 | NC | 80 | NC | 141 | Vss | 202 | Vss |
| 20 | Vss | 81 | Vss | 142 | DQ14 | 203 | DQ36 |
| 21 | DQ10 | 82 | DQ32 | 143 | DQ15 | 204 | DQ37 |
| 22 | DQ11 | 83 | DQ33 | 144 | Vss | 205 | Vss |
| 23 | Vss | 84 | Vss | 145 | DQ20 | 206 | DM4 |
| 24 | DQ16 | 85 | DQS4# | 146 | DQ21 | 207 | NC |
| 25 | DQ17 | 86 | DQS4 | 147 | Vss | 208 | Vss |
| 26 | Vss | 87 | Vss | 148 | DM2 | 209 | DQ38 |
| 27 | DQS2# | 88 | DQ34 | 149 | NC | 210 | DQ39 |
| 28 | DQS2 | 89 | DQ35 | 150 | Vss | 211 | Vss |
| 29 | Vss | 90 | Vss | 151 | DQ22 | 212 | DQ44 |
| 30 | DQ18 | 91 | DQ40 | 152 | DQ23 | 213 | DQ45 |
| 31 | DQ19 | 92 | DQ41 | 153 | Vss | 214 | Vss |
| 32 | Vss | 93 | Vss | 154 | DQ28 | 215 | DM5 |
| 33 | DQ24 | 94 | DQS5# | 155 | DQ29 | 216 | NC |
| 34 | DQ25 | 95 | DQS5 | 156 | Vss | 217 | Vss |
| 35 | Vss | 96 | Vss | 157 | DM3 | 218 | DQ46 |
| 36 | DQS3# | 97 | DQ42 | 158 | NC | 219 | DQ47 |
| 37 | DQS3 | 98 | DQ43 | 159 | Vss | 220 | Vss |
| 38 | Vss | 99 | Vss | 160 | DQ30 | 221 | DQ52 |
| 39 | DQ26 | 100 | DQ48 | 161 | DQ31 | 222 | DQ53 |
| 40 | DQ27 | 101 | DQ49 | 162 | Vss | 223 | Vss |
| 41 | Vss | 102 | Vss | 163 | CB4 | 224 | NC |
| 42 | CB0 | 103 | SA2 | 164 | CB5 | 225 | NC |
| 43 | CB1 | 104 | NC | 165 | Vss | 226 | Vss |
| 44 | Vss | 105 | Vss | 166 | DM8 | 227 | DM6 |
| 45 | DQS8# | 106 | DQS6# | 167 | NC | 228 | NC |
| 46 | DQS8 | 107 | DQS6 | 168 | Vss | 229 | Vss |
| 47 | Vss | 108 | Vss | 169 | CB6 | 230 | DQ54 |
| 48 | CB2 | 109 | DQ50 | 170 | CB7 | 231 | DQ55 |
| 49 | CB3 | 110 | DQ51 | 171 | Vss | 232 | Vss |
| 50 | Vss | 111 | Vss | 172 | NC | 233 | DQ60 |
| 51 | NC | 112 | DQ56 | 173 | Vccq | 234 | DQ61 |
| 52 | Vccq | 113 | DQ57 | 174 | CKE1 | 235 | Vss |
| 53 | CKE0 | 114 | Vss | 175 | Vcc | 236 | DM7 |
| 54 | Vcc | 115 | DQS7# | 176 | NC | 237 | NC |
| 55 | NC | 116 | DQS7 | 177 | NC | 238 | Vss |
| 56 | NC | 117 | Vss | 178 | Vccq | 239 | DQ62 |
| 57 | Vccq | 118 | DQ58 | 179 | A12 | 240 | DQ63 |
| 58 | A11 | 119 | DQ59 | 180 | A9 | 241 | Vss |
| 59 | A7 | 120 | Vss | 181 | Vcc | 242 | SDA |
| 60 | Vcc | 121 | SA0 | 182 | A8 | 243 | SCL |
| 61 | A5 | 122 | SA1 | 183 | A6 | 244 | Vccspd |


PIN NAMES

| Pin Name | Function |
|-------------|-----------------------------|
| A0-A13 | Address Inputs |
| BA0,BA1 | SDRAM Bank Address |
| DQ0-DQ63 | Data Input/Output |
| CB0-CB7 | Check Bits |
| DQS0-DQS8 | Data strobes |
| DQS0#-DQS8# | Data strobes complement |
| ODT0, ODT1 | On-die termination control |
| CK0,CK0# | Clock Inputs, positive line |
| CKE0, CKE1 | Clock Enables |
| CS0#, CS1# | Chip Selects |
| RAS# | Row Address Strobe |
| CAS# | Column Address Strobe |
| WE# | Write Enable |
| DM (0-8) | Data Masks |
| VCCSPD | SPD Power |
| Vcc | Voltage Supply |
| Vccq | I/O Power |
| Vss | Ground |
| SA0-SA2 | SPD address |
| SDA | SPD Data Input/Output |
| SCL | SPD Clock Input |
| VREF | Input/Output Reference |
| NC | No connect |


RESET (pin 18) is connected to both OE of the PLL and Reset# of the register .



FUNCTIONAL BLOCK DIAGRAM



- CS0# → CS0# : DDR2 SDRAMs
- CS1# → CS1# : DDR2 SDRAMs
- BA0-BA1 → BA0-BA1 : DDR2 SDRAMs
- A0-A13 → A0-A13 : DDR2 SDRAMs
- RAS# → RAS# : DDR2 SDRAMs
- CAS# → CAS# : DDR2 SDRAMs
- WE# → WE# : DDR2 SDRAMs
- CKE0 → CKE0 : DDR2 SDRAMs
- CKE1 → CKE1 : DDR2 SDRAMs
- ODT0 → ODT0 : DDR2 SDRAMs
- ODT1 → ODT1 : DDR2 SDRAMs



NOTE: All resistor values are 22 ohms ±5% unless otherwise specified.



DC OPERATING CONDITIONS

All voltages referenced to V_{SS}

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|-------------------------|--------------------|------------------------|------------------------|------------------------|------|-------|
| Supply Voltage | V _{CC} | 1.7 | 1.8 | 1.9 | V | 3 |
| I/O Reference Voltage | V _{REF} | 0.49 x V _{CC} | 0.50 x V _{CC} | 0.51 x V _{CC} | V | 1 |
| I/O Termination Voltage | V _{TT} | V _{REF} -0.04 | V _{REF} | V _{REF} +0.04 | V | 2 |
| SPD Supply Voltage | V _{CCSPD} | 1.7 | - | 3.6 | V | |

Notes:

- V_{REF} is expected to equal V_{CC2} of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed +/-2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- V_{CCQ} of all IC's are tied to V_{CC}.


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Min | Max | Units | |
|------------------------------------|---|-----------------------------------|-----|-------|----|
| V _{CC} | Voltage on V _{CC} pin relative to V _{SS} | -0.5 | 2.3 | V | |
| V _{IN} , V _{OUT} | Voltage on any pin relative to V _{SS} | -0.5 | 2.3 | V | |
| T _{STG} | Storage Temperature | -55 | 100 | °C | |
| I _L | Input leakage current; Any input 0V<V _{IN} <V _{CC} ; V _{REF} input 0V,V _{IN} ,0.95V; Other pins not under test = 0V | Command/Address, RAS#, CAS#, WE#, | -90 | 90 | µA |
| | | CS#, CKE, ODT | -45 | 45 | µA |
| | | CK, CK# | -10 | 10 | µA |
| | | DM | -10 | 10 | µA |
| I _{OZ} | Output leakage current; 0V<V _{IN} <V _{CC} ; DQs and ODT are disable | -10 | 10 | µA | |
| I _{VREF} | V _{REF} leakage current; V _{REF} = Valid V _{REF} level | -36 | 36 | µA | |

INPUT/OUTPUT CAPACITANCE

T_A=25 0 C, f=1 00MHz

| Parameter | Symbol | Min | Max | Unit |
|--|------------------------------|-----|-----|------|
| Input capacitance (A0 - A13, BA0 - BA1 ,RAS#,CAS#,WE#) | C _{IN1} | 22 | 40 | pF |
| Input capacitance (CKE0, CKE1), (ODT0, ODT1) | C _{IN2} | 13 | 22 | pF |
| Input capacitance (CS0#, CS1#) | C _{IN3} | 13 | 22 | pF |
| Input capacitance (CK0, CK0#) | C _{IN4} | 6 | 7 | pF |
| Input capacitance (DM0 - DM8), (DQS0 - DQS8) | C _{IN5} (665) | 9 | 11 | pF |
| | C _{IN5} (534, 403) | 9 | 12 | pF |
| Input capacitance (DQ0 - DQ63), (CB0 - CB7) | C _{OUT1} (665) | 9 | 11 | pF |
| | C _{OUT1} (534, 403) | 9 | 12 | pF |



OPERATING TEMPERATURE CONDITION

| Parameter | Symbol | Rating | Units | Notes |
|------------------------------------|-------------------|-------------|-------|-------|
| Operating temperature (Commercial) | T _{OPER} | 0°C to 85°C | °C | 1, 2 |

- Notes:
1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51.2
 2. At 0 - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

All voltages referenced to V_{SS}

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|----------------------|--------------------------|--------------------------|------|
| Input High (Logic 1) Voltage | V _{IH} (DC) | V _{REF} + 0.125 | V _{REF} + 0.300 | V |
| Input Low (Logic 0) Voltage | V _{IL} (DC) | -0.300 | V _{REF} - 0.125 | V |

INPUT AC LOGIC LEVEL

All voltages referenced to V_{SS}

| Parameter | Symbol | Min | Max | Unit |
|--|----------------------|--------------------------|--------------------------|------|
| AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533 | V _{IH} (AC) | V _{REF} + 0.250 | — | V |
| AC Input High (Logic 1) Voltage DDR2-667 | V _{IH} (AC) | V _{REF} + 0.200 | — | V |
| AC Input Low (Logic 0) Voltage DDR2-400 & DDR2-533 | V _{IL} (AC) | — | V _{REF} - 0.250 | V |
| AC Input Low (Logic 1) Voltage DDR2-667 | V _{IL} (AC) | — | V _{REF} - 0.200 | V |



DDR2 I_{CC} SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only; V_{CC} = +1.8V±0.1V

| Symbol | Parameter | Condition | 806 | 665 | 534 | 403 | Unit | |
|----------------------|---|--|------------------------------|-------|-------|-------|------|----|
| I _{CC0} * | Operating one bank active-precharge; | t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RAS} = t _{RAS MIN(I_{CC})} ; CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,337 | 1,292 | 1,292 | mA | |
| I _{CC1} * | Operating one bank active-read-precharge; | I _{OUT} = 0mA; BL = 4; CL = CL(I _{CC}); t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RAS} = t _{RAS MIN(I_{CC})} ; CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING; Data pattern is same as I _{CC4W} . | TBD | 1,272 | 1,227 | 1,227 | mA | |
| I _{CC2P} ** | Precharge power-down current; | All banks idle; t _{CK} = t _{CK(I_{CC})} ; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | TBD | 444 | 444 | 444 | mA | |
| I _{CC2Q} ** | Precharge quiet standby current; | All banks idle; t _{CK} = t _{CK(I_{CC})} ; CKE is HIGH; CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | TBD | 930 | 840 | 840 | mA | |
| I _{CC2N} ** | Precharge standby current; | All banks idle; t _{CK} = t _{CK(I_{CC})} ; CKE is HIGH; CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING | TBD | 1,020 | 930 | 930 | mA | |
| I _{CC3P} ** | Active power-down current; | All banks open; t _{CK} = t _{CK(I_{CC})} ; CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | Fast PDN Exit MRS(12) = 0 | TBD | 840 | 840 | 840 | mA |
| | | | Slow PDN Exit MRS(12) = 1 | TBD | 516 | 516 | 516 | mA |
| I _{CC3N} ** | Active standby current; | All banks open; t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RAS} = t _{RAS MIN(I_{CC})} ; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,290 | 1,200 | 1,200 | mA | |
| I _{CC4W} * | Operating burst write current; | All banks open; Continuous burst writes; BL = 4; CL = CL(I _{CC}); AL = 0; t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RAS} = t _{RAS MIN(I_{CC})} ; CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,632 | 1,452 | 1,362 | mA | |
| I _{CC4R} * | Operating burst read current; | All banks open; Continuous burst reads; TOUT = 0mA; BL = 4; CL = CL(I _{CC}); AL = 0; t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RRD} = t _{RRD MIN(I_{CC})} ; CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{CC4W} . | TBD | 1,677 | 1,497 | 1,362 | mA | |
| I _{CC5} ** | Burst auto refresh current; | t _{CK} = t _{CK(I_{CC})} ; Refresh command at every t _{RC(I_{CC})} interval; CKE is HIGH; CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 3,000 | 2,820 | 2,820 | mA | |
| I _{CC6} ** | Self refresh current; | CK and CK# at 0V; CKE < 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING | Normal | TBD | 144 | 144 | 144 | mA |
| I _{CC7} * | Operating bank interleave read current; | All bank interleaving reads; I _{OUT} = 0mA; BL = 4; CL = CL(I _{CC}); AL = t _{RCD(I_{CC})} - 1*t _{CK(I_{CC})} ; t _{CK} = t _{CK(I_{CC})} ; t _{RC} = t _{RC(I_{CC})} ; t _{RRD} = t _{RRD MIN(I_{CC})} = 1*t _{CK(I_{CC})} ; CKE is HIGH; CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING | TBD | 2,352 | 2,352 | 2,352 | mA | |

Notes:

I_{CC} specification is based on **SAMSUNG** components. Other DRAM manufacturers specification may be different.

* Value calculated as one module rank in this operating condition, and all other module ranks in I_{CC2P} (CKE LOW) mode.

** Value calculated reflects all module ranks in this operating condition.



AC TIMING PARAMETERS

V_{CC} = +1.8V ± 0.1V

| Parameter | | Symbol | 806 | | 665 | | 534 | | 403 | | Unit | |
|-------------|--|---------------------|--------------------|-----|---|----------------------|---|----------------------|---|----------------------|-----------------|----|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Clock | Clock cycle time | CL=6 | t _{CK(6)} | TBD | TBD | | | | | | | |
| | | CL=5 | t _{CK(5)} | TBD | TBD | 3000 | 8000 | - | - | - | - | ps |
| | | CL=4 | t _{CK(4)} | TBD | TBD | 3750 | 8000 | 3,750 | 8,000 | 5,000 | 8,000 | ps |
| | | CL=3 | t _{CK(3)} | TBD | TBD | 5000 | 8000 | 5,000 | 8,000 | 5,000 | 8,000 | ps |
| | CK high-level width | t _{CH} | TBD | TBD | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} | |
| | CK low-level width | t _{CL} | TBD | TBD | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} | |
| | Half clock period | t _{HP} | TBD | TBD | MIN(t _{CH} , t _{CL}) | | MIN(t _{CH} , t _{CL}) | | MIN(t _{CH} , t _{CL}) | | ps | |
| | Clock jitter | t _{JIT} | TBD | TBD | -125 | 125 | -125 | 125 | -125 | 125 | ps | |
| Data | DQ output access time from CK/CK# | t _{AC} | TBD | TBD | -450 | +450 | -500 | +500 | -600 | +600 | ps | |
| | Data-out high impedance window from CK/CK# | t _{HZ} | TBD | TBD | | t _{AC(MAX)} | | t _{AC(MAX)} | | t _{AC(MAX)} | ps | |
| | Data-out low-impedance window from CK/CK# | t _{LZ} | TBD | TBD | t _{AC(MIN)} | t _{AC(MAX)} | t _{AC(MIN)} | t _{AC(MAX)} | t _{AC(MIN)} | t _{AC(MAX)} | ps | |
| | DQ and DM input setup time relative to DQS | t _{DS} | TBD | TBD | 100 | | 100 | | 150 | | | |
| | DQ and DM input hold time relative to DQS | t _{DH} | TBD | TBD | 175 | | 225 | | 275 | | | |
| | DQ and DM input pulse width (for each input) | t _{DIPW} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | Data hold skew factor | t _{QHS} | TBD | TBD | | 340 | | 400 | | 450 | ps | |
| | DQ-DQS hold, DQS to first DQ to go nonvalid, per access | t _{QH} | TBD | TBD | t _{HP} - t _{QHS} | | t _{HP} - t _{QHS} | | t _{HP} - t _{QHS} | | ps | |
| | Data valid output window (DVW) | t _{DVW} | TBD | TBD | t _{QH} - t _{DQSQ} | | t _{QH} - t _{DQSQ} | | t _{QH} - t _{DQSQ} | | ns | |
| Data Strobe | DQS input high pulse width | t _{DQSH} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | DQS input low pulse width | t _{DQSL} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | DQS output access time from CK/CK# | t _{DQSQCK} | TBD | TBD | -400 | +400 | -450 | +450 | -500 | +500 | ps | |
| | DQS falling edge to CK rising - setup time | t _{DSS} | TBD | TBD | 0.2 | | 0.2 | | 0.2 | | t _{CK} | |
| | DQS falling edge from CK rising - hold time | t _{DSH} | TBD | TBD | 0.2 | | 0.2 | | 0.2 | | t _{CK} | |
| | DQS-DQ skew, DOS to last DQ valid, per group, per access | t _{DQSQ} | TBD | TBD | | 240 | | 300 | | 350 | ps | |
| | DQS read preamble | t _{RPRE} | TBD | TBD | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | t _{CK} | |
| | DQS read postamble | t _{RPST} | TBD | TBD | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} | |
| | DQS write preamble setup time | t _{WPRES} | TBD | TBD | 0 | | 0 | | 0 | | ps | |
| | DQS write preamble | t _{WPRE} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | DQS write postamble | t _{WPST} | TBD | TBD | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | t _{CK} | |
| | Write command to first DQS latching transition | t _{DQSS} | TBD | TBD | WL-0.25 | WL+0.25 | WL-0.25 | WL+0.25 | WL-0.25 | WL+0.25 | t _{CK} | |

AC specification is based on **SAMSUNG** components. Other DRAM manufacturers specification may be different.



AC TIMING PARAMETERS (continued)

V_{CC} = +1.8V ± 0.1V

| Parameter | Symbol | 806 | | 665 | | 534 | | 403 | | Unit | |
|--------------------------------|--|---------------------|-----|---|-----------------------------------|---|-----------------------------------|---|-----------------------------------|---|-----------------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Command and Address | Address and control input pulse width for each input | t _{IPW} | TBD | TBD | 0.6 | | 0.6 | | 0.6 | | t _{CK} |
| | Address and control input setup time | t _{IS} | TBD | TBD | 200 | | 250 | | 250 | | ps |
| | Address and control input hold time | t _{IH} | TBD | TBD | 275 | | 375 | | 475 | | ps |
| | CAS# to CAS# command delay | t _{CCD} | TBD | TBD | 2 | | 2 | | 2 | | ps |
| | ACTIVE to ACTIVE (same bank) command | t _{RC} | TBD | TBD | 54 | | 55 | | 55 | | ns |
| | ACTIVE bank a to ACTIVE bank b command | t _{RRD} | TBD | TBD | 7.5 | | 7.5 | | 7.5 | | ns |
| | ACTIVE to READ or WRITE delay | t _{RCD} | TBD | TBD | 15 | | 15 | | 15 | | ns |
| | Four Bank Activate period | t _{FAW} | TBD | TBD | 37.5 | 37.5 | 37.5 | 37.5 | 37.5 | 37.5 | ns |
| | ACTIVE to PRECHARGE command | t _{RAS} | TBD | TBD | 45 | 70,000 | 45 | 70,000 | 45 | 70,000 | ns |
| | Internal READ to precharge command delay | t _{RTP} | TBD | TBD | 7.5 | | 7.5 | | 7.5 | | ns |
| | Write recovery time | t _{WR} | TBD | TBD | 15 | | 15 | | 15 | | ns |
| | Auto precharge write recovery + precharge time | t _{DAL} | TBD | TBD | t _{WR} + t _{RP} | | t _{WR} + t _{RP} | | t _{WR} + t _{RP} | | ns |
| | Internal WRITE to READ command delay | t _{WTR} | TBD | TBD | 7.5 | | 7.5 | | 10 | | ns |
| | PRECHARGE command period | t _{RP} | TBD | TBD | 15 | | 15 | | 15 | | ns |
| | PRECHARGE ALL command period | t _{RPA} | TBD | TBD | t _{RP} + t _{CK} | | t _{RP} + t _{CK} | | t _{RP} + t _{CK} | | ns |
| | LOAD MODE command cycle time | t _{MRD} | TBD | TBD | 2 | | 2 | | 2 | | t _{CK} |
| CKE low to CK, CK# uncertainty | t _{DELAY} | TBD | TBD | t _{IS} +t _{CK} +t _{IH} | | t _{IS} +t _{CK} +t _{IH} | | t _{IS} +t _{CK} +t _{IH} | | ns | |
| Self Refresh | REFRESH to Active or Refresh to Refresh command interval | t _{RFC} | TBD | TBD | 105 | 70,000 | 105 | 70,000 | 105 | 70,000 | ns |
| | Average periodic refresh interval | t _{REFI} | TBD | TBD | | 7.8 | | 7.8 | | 7.8 | ns |
| | Exit self refresh to non-READ command | t _{XSNR} | TBD | TBD | t _{RFC(MIN)} + 10 | | t _{RFC(MIN)} + 10 | | t _{RFC(MIN)} + 10 | | ns |
| | Exit self refresh to READ | t _{XSRD} | TBD | TBD | 200 | | 200 | | 200 | | t _{CK} |
| | Exit self refresh timing reference | t _{ISXR} | TBD | TBD | t _{IS} | | t _{IS} | | t _{IS} | | ps |
| ODT | ODT turn-on delay | t _{AOND} | TBD | TBD | 2 | 2 | 2 | 2 | 2 | 2 | t _{CK} |
| | ODT turn-on | t _{ACN} | TBD | TBD | t _{AC(MIN)} | t _{AC(MAX)} + 1000 | t _{AC(MIN)} | t _{AC(MAX)} + 1000 | t _{AC(MIN)} | t _{AC(MAX)} + 1000 | ps |
| | ODT turn-off delay | t _{AOFD} | TBD | TBD | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | t _{CK} |
| | ODT turn-off | t _{AOF} | TBD | TBD | t _{AC(MIN)} | t _{AC(MAX)} + 600 | t _{AC(MIN)} | t _{AC(MAX)} + 600 | t _{AC(MIN)} | t _{AC(MAX)} + 600 | ps |
| | ODT turn-on (power-down mode) | t _{AONPD} | TBD | TBD | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | ps |
| | ODT turn-off (power-down mode) | t _{AOFFPD} | TBD | TBD | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | t _{AC(MIN)} + 2000 | 2 x t _{CK} + t _{AC(MAX)} + 1000 | ps |
| | ODT to power-down entry latency | t _{ANPD} | TBD | TBD | 3 | | 3 | | 3 | | t _{CK} |
| | ODT power-down exit latency | t _{AXPD} | TBD | TBD | 8 | | 8 | | 8 | | t _{CK} |
| Power-Down | Exit active power-down to READ command, MR[bit12=0] | t _{XARD} | TBD | TBD | 2 | | 2 | | 2 | | t _{CK} |
| | Exit active power-down to READ command, MR[bit12=1] | t _{XARDS} | TBD | TBD | 7-AL | | 6-AL | | 6-AL | | t _{CK} |
| | Exit precharge power-down to any non-READ command | t _{XP} | TBD | TBD | 2 | | 2 | | 2 | | t _{CK} |
| | CKE minimum high/low time | t _{CKE} | TBD | TBD | 3 | | 3 | | 3 | | t _{CK} |

AC specification is based on **SAMSUNG** components. Other DRAM manufacturers specification may be different.



ORDERING INFORMATION FOR D7


| Part Number | Clock Speed/ Data Rate | CAS Latency | t _{RC} D | t _{RP} | Height* |
|--------------------------|---------------------------|-------------|-------------------|-----------------|----------------------|
| WV3HG264M72EEU806D7xxG** | 400MHz/800Mb/s | 6 | 6 | 6 | 30.00mm (1.181") TYP |
| WV3HG264M72EEU665D7xxG** | 333MHz/667Mb/s | 5 | 5 | 5 | 30.00mm (1.181") TYP |
| WV3HG264M72EEU534D7xxG | 266MHz/533Mb/s | 4 | 4 | 4 | 30.00mm (1.181") TYP |
| WV3HG264M72EEU403D7xG | 200MHz/400Mb/s | 3 | 3 | 3 | 30.00mm (1.181") TYP |

** Contact factory for availability.

NOTES:


- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option


PACKAGE DIMENSIONS FOR D7





PART NUMBERING GUIDE





Document Title

1GB – 2x64Mx72 DDR2 SDRAM UNBUFFERED, w/PLL, Mini-DIMM

DRAM DIE OPTIONS:

- SAMSUNG: C-Die, will move to E-Die Q2'06
- MICRON: U37Y: B-Die

Revision History

| Rev # | History | Release Date | Status |
|--------------|----------------|---------------------|---------------|
| Rev 0 | Created | May 2006 | Advanced |