4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Rev. 1 — 16 September 2013

Product data sheet

1. General description

The 74AVCH4T245-Q100 is a 4-bit, dual supply transceiver that enables bidirectional level translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features two 2-bit input-output ports (nAn and nBn), a direction control input (nDIR), an output enable input (nOE) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied with any voltage between 0.8 V and 3.6 V. This feature makes the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nAn, nOE and nDIR are referenced to $V_{CC(A)}$ and pins nBn are referenced to $V_{CC(B)}$. A HIGH on nDIR allows transmission from nAn to nBn and a LOW on nDIR allows transmission from nBn to nAn. The output enable input (nOE) can be used to disable the outputs so the buses are effectively isolated.

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both nAn and nBn outputs are in the high-impedance OFF-state. The bus hold circuitry on the powered-up side always stays active.

The 74AVCH4T245-Q100 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Wide supply voltage range:
 - V_{CC(A)}: 0.8 V to 3.6 V
 - V_{CC(B)}: 0.8 V to 3.6 V
- Complies with JEDEC standards:
 - JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)



4-bit dual supply translating transceiver; 3-state

- ESD protection:
 - ◆ MIL-STD-883, method 3015 Class 3B exceeds 8000 V
 - ◆ HBM JESD22-A114E Class 3B exceeds 8000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)
- Maximum data rates:
 - ◆ 380 Mbit/s (≥ 1.8 V to 3.3 V translation)
 - ◆ 200 Mbit/s (≥ 1.1 V to 3.3 V translation)
 - ◆ 200 Mbit/s (≥ 1.1 V to 2.5 V translation)
 - ◆ 200 Mbit/s (≥ 1.1 V to 1.8 V translation)
 - ◆ 150 Mbit/s (≥ 1.1 V to 1.5 V translation)
 - ◆ 100 Mbit/s (≥ 1.1 V to 1.2 V translation)
- Suspend mode
- Bus hold on data inputs
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options

3. Ordering information

Table 1.Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AVCH4T245D-Q100	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74AVCH4T245PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74AVCH4T245BQ-Q100	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm	SOT763-1


4. Marking


Table 2.Marking codesType numberMarking code74AVCH4T245D-Q10074AVCH4T245D

74AVCH4T245D-Q100	74AVCH4T245D
74AVCH4T245PW-Q100	CH4T245
74AVCH4T245BQ-Q100	H4T245

4-bit dual supply translating transceiver; 3-state

5. Functional diagram







4-bit dual supply translating transceiver; 3-state

6. Pinning information

6.1 Pinning





4-bit dual supply translating transceiver; 3-state

6.2 Pin description

Symbol	Pin	Description
V _{CC(A)}	1	supply voltage A (nAn, n \overline{OE} and nDIR inputs are referenced to V _{CC(A)})
1DIR, 2DIR	2, 3	direction control
1A1, 1A2	4, 5	data input or output
2A1, 2A2	6, 7	data input or output
GND ^[1]	8, 9	ground (0 V)
2B2, 2B1	10, 11	data input or output
1B2, 1B1	12, 13	data input or output
2 <u>0E</u> , 1 <u>0E</u>	14, 15	output enable input (active LOW)
V _{CC(B)}	16	supply voltage B (nBn inputs are referenced to $V_{CC(B)}$)

[1] All GND pins must be connected to ground (0 V).

7. Functional description

Table 4.Function table

Supply voltage	Input	Input		
V _{CC(A)} , V _{CC(B)}	nOE ^[2]	nDIR ^[2]	nAn ^[2]	nBn ^[2]
0.8 V to 3.6 V	L	L	nAn = nBn	input
0.8 V to 3.6 V	L	Н	input	nBn = nAn
0.8 V to 3.6 V	Н	Х	Z	Z
GND ^[3]	Х	Х	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] The nAn, nDIR and n \overline{OE} input circuit is referenced to V_{CC(A)}; The nBn input circuit is referenced to V_{CC(B)}.

[3] If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.

4-bit dual supply translating transceiver; 3-state

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		-0.5	+4.6	V
V _{CC(B)}	supply voltage B		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode	[1][2][3] -0.5	V _{CCO} + 0.	5 V
		Suspend or 3-state mode	<u>[1]</u> –0.5	+4.6	V
lo	output current	$V_{O} = 0 V$ to V_{CCO}	[2] _	±50	mA
I _{CC}	supply current	I _{CC(A)} or I _{CC(B)}	-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$			
		SO16, TSSOP16 and DHVQFN16	<u>[4]</u> _	500	mW

[1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] V_{CCO} + 0.5 V should not exceed 4.6 V.

[4] For SO16 package: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.
 For TSSOP16 package: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.
 For DHVQFN16 package: above 60 °C the value of P_{tot} derates linearly at 4.5 mW/K.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(A)}	supply voltage A		0.8	3.6	V
V _{CC(B)}	supply voltage B		0.8	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	Active mode	<u>[1]</u> 0	V _{cco}	V
		Suspend or 3-state mode	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CCI} = 0.8 V \text{ to } 3.6 V$	[2] _	5	ns/V

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the input port.

4-bit dual supply translating transceiver; 3-state

10. Static characteristics

Table 7. Typical static characteristics at $T_{amb} = 25 \text{ °C}$

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.69	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = 1.5 \text{ mA}; V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V}$	-	0.07	-	V
l _l	input leakage current	nDIR, n \overline{OE} input; V _I = 0 V or 3.6 V; V _{CC(A)} = V _{CC(B)} = 0.8 V to 3.6 V	-	±0.025	±0.25	μA
I _{BHL}	bus hold LOW current	A or B port; $V_I = 0.42$ V; $V_{CC(A)} = V_{CC(B)} = 1.2$ V	<u>[3]</u>	26	-	μΑ
I _{BHH}	bus hold HIGH current	A or B port; $V_I = 0.78$ V; $V_{CC(A)} = V_{CC(B)} = 1.2$ V	<u>[4]</u> _	-24	-	μΑ
I _{BHLO}	bus hold LOW overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 V$	<u>[5]</u> _	27	-	μΑ
I _{BHHO}	bus hold HIGH overdrive current	A or B port; $V_{CC(A)} = V_{CC(B)} = 1.2 \text{ V}$	<u>[6]</u> _	-26	-	μA
I _{OZ}	OFF-state output current	A or B port; $V_O = 0 V$ or V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 3.6 V$	[7] -	±0.5	±2.5	μA
		suspend mode A port; $V_O = 0$ V or V_{CCO} ; $V_{CC(A)} = 3.6$ V; $V_{CC(B)} = 0$ V	[7] -	±0.5	±2.5	μA
		suspend mode B port; $V_O = 0$ V or V_{CCO} ; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 3.6$ V	<u>[7]</u> _	±0.5	±2.5	μΑ
I _{OFF}	power-off leakage current	A port; V ₁ or V ₀ = 0 V to 3.6 V; V _{CC(A)} = 0 V; V _{CC(B)} = 0.8 V to 3.6 V	-	±0.1	±1	μA
		B port; V _I or V _O = 0 V to 3.6 V; V _{CC(B)} = 0 V; V _{CC(A)} = 0.8 V to 3.6 V	-	±0.1	±1	μA
CI	input capacitance	nDIR, n \overline{OE} input; V _I = 0 V or 3.3 V; V _{CC(A)} = V _{CC(B)} = 3.3 V	-	1.0	-	pF
C _{I/O}	input/output capacitance	A and B port; $V_O = 3.3 \text{ V or } 0 \text{ V}$; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	4.0	-	pF

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the data input port.

[3] The bus hold circuit can sink at least the minimum low sustaining current at maximum V_{IL}. I_{BHL} should be measured after lowering V_I to GND and then raising it to maximum V_{IL}.

[4] The bus hold circuit can source at least the minimum high sustaining current at minimum V_{IH} . I_{BHH} should be measured after raising V_{I} to V_{CC} and then lowering it to minimum V_{IH} .

[5] An external driver must source at least I_{BHLO} to switch this node from LOW to HIGH.

[6] An external driver must sink at least I_{BHHO} to switch this node from HIGH to LOW.

[7] For I/O ports, the parameter I_{OZ} includes the input leakage current.

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state

Table 8. Static characteristics [1][2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °C te	o +85 ℃	–40 °C to	• +125 °C	Unit
			Min	Max	Min	Max	
′ін	HIGH-level	data input					
	input voltage	$V_{CCI} = 0.8 V$	0.70V _{CCI}	-	0.70V _{CCI}	-	V
		V _{CCI} = 1.1 V to 1.95 V	$0.65V_{CCI}$	-	0.65V _{CCI}	-	V
		V_{CCI} = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2	-	2	-	V
		nDIR, nOE input					
		$V_{CC(A)} = 0.8 V$	0.70V _{CC(A)}	-	0.70V _{CC(A)}	-	V
		$V_{CC(A)} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65V _{CC(A)}	-	$0.65V_{CC(A)}$	-	V
		$V_{CC(A)}$ = 2.3 V to 2.7 V	1.6	-	1.6	-	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	2	-	2	-	V
ΪL	LOW-level	data input					
	input voltage	$V_{CCI} = 0.8 V$	-	0.30V _{CCI}	-	0.30V _{CCI}	V
		V _{CCI} = 1.1 V to 1.95 V	-	$0.35V_{CCI}$	-	$0.35V_{CCI}$	V
		V_{CCI} = 2.3 V to 2.7 V	-	0.7	-	0.7	V V V V V V V CI V V CI V V (A) V
		V_{CCI} = 3.0 V to 3.6 V	-	0.8	-	0.8	
		nDIR, nOE input					
		$V_{CC(A)} = 0.8 V$	-	$0.30V_{\text{CC(A)}}$	-	0.30V _{CC(A)}	V
		$V_{CC(A)} = 1.1 \text{ V to } 1.95 \text{ V}$	-	$0.35V_{CC(A)}$	-	$0.35V_{CC(A)}$	V
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	-	0.7	-	0.7	V
		$V_{CC(A)} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	0.8	-	0.8	V
ОН	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	output voltage	$ I_{O} = -100 \ \mu \text{A}; \\ V_{CC(A)} = V_{CC(B)} = 0.8 \ \text{V to } 3.6 \ \text{V} $	$V_{CCO}-0.1$	-	V _{CCO} - 0.1	-	V
		$I_{O} = -3 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	0.85	-	0.85	-	V
		$I_{O} = -6 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	1.05	-	1.05	-	V
		$I_{O} = -8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	1.2	-	1.2	-	V
		$I_{O} = -9 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	1.75	-	1.75	-	V
		$I_{O} = -12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	2.3	-	2.3	-	V

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	–40 °C	to +85 °C	–40 °C to	o +125 ℃	Uni
			Min	Max	Min	Max	
/ _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	output voltage	$I_{O} = 100 \ \mu A;$ $V_{CC(A)} = V_{CC(B)} = 0.8 \ V \text{ to } 3.6 \ V$	-	0.1	-	0.1	V
		$I_{O} = 3 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	-	0.25	-	0.25	V
		$I_{O} = 6 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	-	0.35	-	0.35	V
		$I_{O} = 8 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	-	0.45	-	0.45	V
		$I_{O} = 9 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-	0.55	-	0.55	V
		$I_{O} = 12 \text{ mA};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	-	0.7	-	0.7	V
	input leakage current	nDIR, n $\overline{\text{OE}}$ input; V _I = 0 V or 3.6 V; V _{CC(A)} = V _{CC(B)} = 0.8 V to 3.6 V	-	±1	-	±5	μA
BHL	bus hold	A or B port	<u>[3]</u>				
	LOW current	V _I = 0.49 V; V _{CC(A)} = V _{CC(B)} = 1.4 V	15	-	15	-	μΑ
		V _I = 0.58 V; V _{CC(A)} = V _{CC(B)} = 1.65 V	25	-	25	-	V µA
		V _I = 0.70 V; V _{CC(A)} = V _{CC(B)} = 2.3 V	45	-	45	-	
		$V_{I} = 0.80 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	100	-	90	-	μA
внн	bus hold	A or B port	<u>[4]</u>				
	HIGH current	$V_{I} = 0.91 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	–15	-	-15	-	μA
		V _I = 1.07 V; V _{CC(A)} = V _{CC(B)} = 1.65 V	-25	-	-25	-	μA
		$V_{I} = 1.60 \text{ V};$ $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-45	-	-45	-	μA
		$V_{I} = 2.00 V;$ $V_{CC(A)} = V_{CC(B)} = 3.0 V$	-100	-	-100	-	μA
BHLO	bus hold	A or B port	<u>[5]</u>				
	LOW overdrive	$V_{CC(A)} = V_{CC(B)} = 1.6 V$	125	-	125	-	μΑ
	current	$V_{CC(A)} = V_{CC(B)} = 1.95 V$	200	-	200	-	μA
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$	300	-	300	-	μA
		$V_{CC(A)} = V_{CC(B)} = 3.6 \text{ V}$	500	-	500	-	μA
внно	bus hold	A or B port	<u>[6]</u>				
	HIGH overdrive	$V_{CC(A)} = V_{CC(B)} = 1.6 V$	-125	-	-125	-	μA
	current	$V_{CC(A)} = V_{CC(B)} = 1.95 \text{ V}$	-200	-	-200	-	μA
		$V_{CC(A)} = V_{CC(B)} = 2.7 \text{ V}$	-300	-	-300	-	μA
		$V_{CC(A)} = V_{CC(B)} = 3.6 V$	-500	-	-500	-	μA

Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

74AVCH4T245_Q100 Product data sheet © NXP B.V. 2013. All rights reserved.

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state

-40 °C to +85 °C Symbol Parameter Conditions -40 °C to +125 °C Unit Min Max Min Max [7] ± 30 I_{OZ} **OFF-state** A or B port; $V_0 = 0$ V or V_{CCO} ; ±5 μΑ $V_{CC(A)} = V_{CC(B)} = 3.6 V$ output current suspend mode A port; [7] ±5 ±30 μA _ _ $V_{O} = 0 V \text{ or } V_{CCO}; V_{CC(A)} = 3.6 V;$ $V_{CC(B)} = 0 V$ [7] suspend mode B port; ±30 ±5 μΑ $V_O = 0$ V or V_{CCO} ; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 3.6 V$ power-off A port; V_1 or $V_0 = 0$ V to 3.6 V; ±5 ±30 μΑ IOFF _ _ leakage $V_{CC(A)} = 0 V;$ current V_{CC(B)} = 0.8 V to 3.6 V B port; V_1 or $V_0 = 0$ V to 3.6 V; ±5 ±30 μΑ $V_{CC(B)} = 0 V;$ V_{CC(A)} = 0.8 V to 3.6 V A port; $V_I = 0 V$ or V_{CCI} ; $I_O = 0 A$ I_{CC} supply current $V_{CC(A)} = 0.8 V$ to 3.6 V; 10 55 μΑ -- $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$ $V_{CC(A)} = 1.1 \text{ V to } 3.6 \text{ V};$ 8 50 μΑ --V_{CC(B)} = 1.1 V to 3.6 V $V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$ -8 _ 50 μΑ $V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$ -2 --12 μΑ B port; $V_I = 0$ V or V_{CCI} ; $I_O = 0$ A $V_{CC(A)} = 0.8 \text{ V to 3.6 V};$ 10 _ _ 55 μΑ V_{CC(B)} = 0.8 V to 3.6 V $V_{CC(A)} = 1.1 \text{ V to } 3.6 \text{ V};$ 8 50 μΑ --V_{CC(B)} = 1.1 V to 3.6 V $V_{CC(A)} = 3.6 \text{ V}; V_{CC(B)} = 0 \text{ V}$ -2 --12 μΑ $V_{CC(A)} = 0 V; V_{CC(B)} = 3.6 V$ 8 50 μA _ _ A plus B port $(I_{CC(A)} + I_{CC(B)});$ 20 70 μΑ _ - $I_0 = 0 A; V_1 = 0 V \text{ or } V_{CCI};$ $V_{CC(A)} = 0.8 V$ to 3.6 V; $V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$ A plus B port $(I_{CC(A)} + I_{CC(B)});$ 16 65 μΑ _ $I_{O} = 0 A; V_{I} = 0 V \text{ or } V_{CCI};$ $V_{CC(A)} = 1.1 \text{ V to } 3.6 \text{ V};$ V_{CC(B)} = 1.1 V to 3.6 V

Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the data input port.

[3] The bus hold circuit can sink at least the minimum low sustaining current at maximum V_{IL}. I_{BHL} should be measured after lowering V_I to GND and then raising it to maximum V_{IL}.

[4] The bus hold circuit can source at least the minimum high sustaining current at minimum V_{IH}. I_{BHH} should be measured after raising V_I to V_{CC} and then lowering it to minimum V_{IH}.

[5] An external driver must source at least I_{BHLO} to switch this node from LOW to HIGH.

[6] An external driver must sink at least I_{BHHO} to switch this node from HIGH to LOW.

[7] For I/O ports, the parameter I_{OZ} includes the input leakage current.

All information provided in this document is subject to legal disclaimers.

4-bit dual supply translating transceiver; 3-state

V _{CC(A)}	V _{CC(B)}							μΑ μΑ μΑ
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
0 V	0	0.1	0.1	0.1	0.1	0.1	0.1	μA
0.8 V	0.1	0.1	0.1	0.1	0.1	0.3	1.6	μA
1.2 V	0.1	0.1	0.1	0.1	0.1	0.1	0.8	μA
1.5 V	0.1	0.1	0.1	0.1	0.1	0.1	0.4	μA
1.8 V	0.1	0.1	0.1	0.1	0.1	0.1	0.2	μA
2.5 V	0.1	0.3	0.1	0.1	0.1	0.1	0.1	μA
3.3 V	0.1	1.6	0.8	0.4	0.2	0.1	0.1	μA

Table 9. Typical total supply current (I_{CC(A)} + I_{CC(B)})

11. Dynamic characteristics

Table 10. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25 \text{ °C } [1][2]$ Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			V _{CC(A)} =	= V _{CC(B)}			Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
C _{PD}	power dissipation capacitance	A port: (direction nAn to nBn); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		A port: (direction nAn to nBn); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		A port: (direction nBn to nAn); output enabled	9.5	9.7	9.8	9.9	10.7	11.9	pF
		A port: (direction nBn to nAn); output disabled	0.6	0.6	0.6	0.6	0.7	0.7	pF
		B port: (direction nAn to nBn); output enabled	9.5	9.7	9.8	9.9	10.7	11.9	pF
		B port: (direction nAn to nBn); output disabled	0.6	0.6	0.6	0.6	0.7	0.7	pF
		B port: (direction nBn to nAn); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		B port: (direction nBn to nAn); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

- $P_{\rm D} = C_{\rm PD} \times V_{\rm CC}^2 \times f_{\rm i} \times N + 2$
- f_i = input frequency in MHz;
- $f_o =$ output frequency in MHz;
- C_L = load capacitance in pF;
- V_{CC} = supply voltage in V;
- N = number of inputs switching;
- $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs.

4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions			Vc	C(B)			Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t _{pd} p	propagation delay	nAn to nBn	14.5	7.3	6.5	6.2	5.9	6.0	ns
		nBn to nAn	14.5	12.7	12.4	12.3	12.1	12.0	ns
t _{dis}	disable time	nOE to nAn	14.3	14.3	14.3	14.3	14.3	14.3	ns
		nOE to nBn	17.0	9.9	9.0	9.4	9.0	9.7	ns
t _{en} e	enable time	nOE to nAn	18.2	18.2	18.2	18.2	18.2	18.2	ns
		nOE to nBn	19.2	10.7	9.8	9.6	9.7	10.2	ns

Table 11. Typical dynamic characteristics at $V_{CC(A)} = 0.8 \text{ V}$ and $T_{amb} = 25 \text{ °C}$ [1] Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 8; for wave forms, see Figure 6 and Figure 7

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 12. Typical dynamic characteristics at $V_{CC(B)} = 0.8$ V and $T_{amb} = 25$ °C [1]

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 8; for wave forms, see Figure 6 and Figure 7

Symbol	Parameter	Conditions	V _{CC(A)}						Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
t _{pd} propagation	propagation delay	nAn to nBn	14.5	12.7	12.4	12.3	12.1	12.0	ns
		nBn to nAn	14.5	7.3	6.5	6.2	5.9	6.0	ns
t _{dis} d	disable time	nOE to nAn	14.3	5.5	4.1	4.0	3.0	3.5	ns
		nOE to nBn	17.0	13.8	13.4	13.1	12.9	12.7	ns
t _{en}	enable time	nOE to nAn	18.2	5.6	4.0	3.2	2.4	2.2	ns
		nOE to nBn	19.2	14.6	14.1	13.9	13.7	13.6	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

4-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions	V _{CC(B)}								Unit			
-j- -				1.2 V ± 0.1 V		15V-	± 0.1 V	1.8 V ± 0.15 V		25 V -	± 0.2 V	33V-	± 0.3 V	-
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	-	
$V_{CC(A)} =$	1.1 V to 1.3 V													
t _{pd}	propagation	nAn to nBn	0.5	9.4	0.5	7.1	0.5	6.2	0.5	5.2	0.5	5.1	ns	
	delay	nBn to nAn	0.5	9.4	0.5	8.9	0.5	8.7	0.5	8.4	0.5	8.2	ns	
t _{dis}	disable time	nOE to nAn	1.8	10.9	1.8	10.9	1.8	10.9	1.8	10.9	1.8	10.9	ns	
		nOE to nBn	1.9	12.4	1.9	9.6	1.9	9.5	1.4	8.1	1.2	9.1	ns	
t _{en}	enable time	nOE to nAn	1.4	12.8	1.4	12.8	1.4	12.8	1.4	12.8	1.4	12.8	ns	
		nOE to nBn	1.1	13.3	1.1	10.0	1.1	8.9	1.0	7.9	1.0	7.7	ns	
V _{CC(A)} =	1.4 V to 1.6 V													
t _{pd}	propagation	nAn to nBn	0.3	8.9	0.3	6.3	0.3	5.2	0.3	4.2	0.3	4.2	ns	
	delay	nBn to nAn	0.7	7.1	0.7	6.3	0.5	6.0	0.4	5.7	0.3	5.6	ns	
t _{dis}	disable time	nOE to nAn	1.8	10.2	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns	
		nOE to nBn	1.9	11.3	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns	
t _{en}	enable time	nOE to nAn	1.1	9.4	1.4	9.4	1.1	9.4	0.7	9.4	0.4	9.4	ns	
		nOE to nBn	1.4	12.1	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns	
V _{CC(A)} =	1.65 V to 1.95	V												
	propagation	nAn to nBn	0.1	8.7	0.1	6.0	0.1	4.9	0.1	3.9	0.3	3.9	ns	
	delay	nBn to nAn	0.6	6.2	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns	
t _{dis}	disable time	nOE to nAn	1.8	8.6	1.6	8.6	1.8	8.6	1.3	8.6	1.6	8.6	ns	
		nOE to nBn	1.7	10.9	1.7	9.9	1.6	8.7	1.2	6.9	1.0	6.9	ns	
t _{en}	enable time	nOE to nAn	1.0	7.2	1.0	7.2	1.0	7.2	0.6	7.2	0.4	7.2	ns	
		nOE to nBn	1.2	11.7	1.2	9.2	1.0	7.4	0.8	5.3	0.8	4.6	ns	
$V_{CC(A)} =$	2.3 V to 2.7 V													
t _{pd}	propagation	nAn to nBn	0.1	8.4	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns	
	delay	nBn to nAn	0.6	5.2	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns	
t _{dis}	disable time	nOE to nAn	1.0	6.2	1.0	6.2	1.0	6.2	1.0	6.2	1.0	6.2	ns	
		nOE to nBn	1.5	10.4	1.5	8.8	1.3	8.2	1.1	6.2	0.9	5.2	ns	
t _{en}	enable time	nOE to nAn	0.7	4.8	0.7	4.8	0.7	4.8	0.6	4.8	0.4	4.8	ns	
		nOE to nBn	0.9	11.3	0.9	8.8	0.8	7.0	0.6	4.8	0.6	4.0	ns	
$V_{CC(A)} =$	3.0 V to 3.6 V													
t _{pd}	propagation	nAn to nBn	0.1	8.2	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns	
	delay	nBn to nAn	0.6	5.1	0.6	4.2	0.4	3.4	0.2	3.0	0.1	2.8	ns	
t _{dis}	disable time	nOE to nAn	0.7	5.6	0.7	5.6	0.7	5.6	0.7	5.6	0.7	5.6	ns	
		nOE to nBn	1.4	10.2	1.4	9.3	1.2	8.1	1.0	6.4	0.8	6.2	ns	
t _{en}	enable time	nOE to nAn	0.6	3.8	0.6	3.8	0.6	3.8	0.6	3.8	0.4	3.8	ns	
		nOE to nBn	0.8	11.3	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns	

Table 13.	Dynamic characteristics for temperature range –40 °C to +85 °C [1]
Voltages a	re referenced to GND (around = $0 V$); for test circuit, see Figure 8; for wave forms, see Figure 6 and Figure 7.

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

4-bit dual supply translating transceiver; 3-state


Symbol	Parameter	Conditions	V _{CC(B)}								Un		
			$1.2 V \pm 0.1 V$		1.5 V ± 0.1 V		1.8 V ± 0.15 V		$2.5 V \pm 0.2 V$		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V _{CC(A)} =	1.1 V to 1.3 V												
t _{pd}	propagation	nAn to nBn	0.5	10.4	0.5	7.9	0.5	6.9	0.5	5.8	0.5	5.7	ns
	delay	nBn to nAn	0.5	10.4	0.5	9.8	0.5	9.6	0.5	9.3	0.5	9.1	ns
t _{dis}	disable time	nOE to nAn	1.8	12.0	1.8	12.0	1.8	12.0	1.8	12.0	1.8	12.0	ns
		nOE to nBn	1.9	13.7	1.9	10.6	1.9	10.5	1.4	9.0	1.2	10.1	ns
t _{en}	enable time	nOE to nAn	1.4	14.1	1.4	14.1	1.4	14.1	1.4	14.1	1.4	14.1	ns
		nOE to nBn	1.1	14.7	1.1	11.0	1.1	9.8	1.0	8.7	1.0	8.5	ns
$V_{CC(A)} =$	1.4 V to 1.6 V												
t _{pd}	propagation	nAn to nBn	0.3	9.8	0.3	7.0	0.3	5.8	0.3	4.7	0.3	4.7	ns
	delay	nBn to nAn	0.7	7.9	0.7	7.0	0.5	6.6	0.4	6.3	0.3	6.2	ns
t _{dis}	disable time	nOE to nAn	1.8	11.3	1.8	11.3	1.5	11.3	1.3	11.3	1.6	11.3	ns
		nOE to nBn	1.9	12.5	1.9	11.4	1.9	10.1	1.4	8.2	1.2	8.4	ns
t _{en}	enable time	nOE to nAn	1.1	10.4	1.4	10.4	1.1	10.4	0.7	10.4	0.4	10.4	ns
		nOE to nBn	1.4	13.3	1.4	10.6	1.1	8.5	0.9	6.4	0.9	6.2	ns
$V_{CC(A)} =$	1.65 V to 1.95	V											
t _{pd} propagation delay	nAn to nBn	0.1	9.6	0.1	6.6	0.1	5.4	0.1	4.3	0.3	4.3	ns	
	delay	nBn to nAn	0.6	6.9	0.6	5.9	0.5	5.4	0.3	5.1	0.3	5.0	ns
t _{dis}	disable time	nOE to nAn	1.8	9.5	1.6	9.5	1.8	9.5	1.3	9.5	1.6	9.5	ns
		nOE to nBn	1.7	12.0	1.7	10.9	1.6	9.6	1.2	7.6	1.0	7.6	ns
t _{en}	enable time	nOE to nAn	1.0	8.0	1.0	8.0	1.0	8.0	0.6	8.0	0.4	8.0	ns
		nOE to nBn	1.2	12.9	1.2	10.2	1.0	8.2	0.8	5.9	0.8	5.1	ns
$V_{CC(A)} =$	2.3 V to 2.7 V												
t _{pd}	propagation	nAn to nBn	0.1	9.3	0.1	6.3	0.1	5.1	0.2	4.0	0.1	4.0	ns
	delay	nBn to nAn	0.6	5.8	0.6	4.7	0.4	4.3	0.2	3.9	0.2	3.8	ns
t _{dis}	disable time	nOE to nAn	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	ns
		nOE to nBn	1.5	11.5	1.5	10.4	1.3	9.1	1.1	6.9	0.9	5.8	ns
t _{en}	enable time	nOE to nAn	0.7	5.3	0.7	5.3	0.7	5.3	0.6	5.3	0.4	5.3	ns
		nOE to nBn	0.9	12.4	0.9	9.7	0.8	7.7	0.6	5.3	0.6	4.4	ns
$V_{CC(A)} =$	3.0 V to 3.6 V												
t _{pd}	propagation	nAn to nBn	0.1	9.1	0.1	6.2	0.1	5.0	0.1	3.8	0.1	3.3	ns
	delay	nBn to nAn	0.6	5.7	0.6	4.7	0.4	3.9	0.2	3.4	0.1	3.3	ns
t _{dis}	disable time	nOE to nAn	0.7	6.2	0.7	6.2	0.7	6.2	0.7	6.2	0.7	6.2	ns
		nOE to nBn	1.4	11.3	1.4	10.3	1.2	9.0	1.0	7.1	0.8	6.9	ns
t _{en}	enable time	nOE to nAn	0.6	4.2	0.6	4.2	0.6	4.2	0.6	4.2	0.4	4.2	ns
		nOE to nBn	0.8	12.4	0.8	9.6	0.6	7.5	0.5	5.2	0.5	4.2	ns

Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C [1]

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

4-bit dual supply translating transceiver; 3-state

12. Waveforms






Table 15.Measurement points

Supply voltage	Input ^[1]	Output ^[2]		
V _{CC(A)} , V _{CC(B)}	V _M	V _M	V _X	V _Y
0.8 V to 1.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	$V_{OH} - 0.1 V$
1.65 V to 2.7 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} – 0.15 V
3.0 V to 3.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	V _{OH} – 0.3 V

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state




Table 16. Test data


Supply voltage	Input		Load		V _{EXT}		
$V_{CC(A)}, V_{CC(B)}$	V _I [1]	∆t/∆V[2]	CL	RL	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [3]
0.8 V to 1.6 V	V _{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}
1.65 V to 2.7 V	V _{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}
3.0 V to 3.6 V	V _{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}

[1] V_{CCI} is the supply voltage associated with the data input port.

 $[2] \quad dV/dt \geq 1.0 \ V/ns$

[3] V_{CCO} is the supply voltage associated with the output port.


4-bit dual supply translating transceiver; 3-state




13. Typical propagation delay characteristics

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state




a. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)} = 1.2 \text{ V}$




- c. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)} = 1.5 \text{ V}$
- (1) $V_{CC(B)} = 1.2$ V.
- (2) V_{CC(B)} = 1.5 V.
- (3) V_{CC(B)} = 1.8 V.
- (4) $V_{CC(B)} = 2.5 V.$
- (5) $V_{CC(B)} = 3.3$ V.

Fig 10. Typical propagation delay versus load capacitance; T_{amb} = 25 °C




b. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.2 \text{ V}$




d. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.5 \text{ V}$

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state




a. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)}$ = 1.8 V




- c. LOW to HIGH propagation delay (nAn to nBn); $V_{CC(A)}$ = 2.5 V
- (1) $V_{CC(B)} = 1.2$ V.
- (2) V_{CC(B)} = 1.5 V.
- (3) V_{CC(B)} = 1.8 V.
- (4) $V_{CC(B)} = 2.5 V.$
- (5) $V_{CC(B)} = 3.3$ V.

Fig 11. Typical propagation delay versus load capacitance; T_{amb} = 25 °C



b. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 1.8 \text{ V}$




d. HIGH to LOW propagation delay (nAn to nBn); $V_{CC(A)} = 2.5 \text{ V}$

19 of 27

74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state



74AVCH4T245-Q100

4-bit dual supply translating transceiver; 3-state

14. Package outline




Fig 13. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

4-bit dual supply translating transceiver; 3-state





Fig 14. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

4-bit dual supply translating transceiver; 3-state



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 15. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

4-bit dual supply translating transceiver; 3-state

15. Abbreviations

Table 17. Abb	reviations	
Acronym	Description	
CDM	Charged Device Model	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
ММ	Machine Model	
MIL	Military	

16. Revision history

Table 18. Revision histo	18. Revision history							
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74AVCH4T245_Q100 v.1	20130916	Product data sheet	-	-				

4-bit dual supply translating transceiver; 3-state

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

4-bit dual supply translating transceiver; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

4-bit dual supply translating transceiver; 3-state

19. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Marking 2
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 11
12	Waveforms
13	Typical propagation delay characteristics 17
14	Package outline 21
15	Abbreviations 24
16	Revision history 24
17	Legal information 25
17.1	Data sheet status 25
17.2	Definitions 25
17.3	Disclaimers
17.4	Trademarks
18	Contact information
19	Contents 27

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 September 2013 Document identifier: 74AVCH4T245_Q100