

Standard Power MOSFETs

2N6788

File Number 1593

Power MOS Field-Effect Transistors

N-Channel Enhancement-Mode Power Field-Effect Transistors

6.0A, 100V
 $r_{DS(on)} = 0.30 \Omega$


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The 2N6788 is an n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The 2N6788 is supplied in the JEDEC TO-205AF (LOW PROFILE TO-39) metal package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-205AF

Absolute Maximum Ratings

Parameter	2N6788	Units
V_{DS} Drain - Source Voltage (1)	100*	V
V_{DGS} Drain - Gate Voltage (1)(2)	100*	V
$I_D @ T_C = 25^\circ C$ Continuous Drain Current	6.0*	A
$I_D @ T_C = 100^\circ C$ Continuous Drain Current	3.5*	A
I_{DM} Pulsed Drain Current (3)	24*	A
V_{GS} Gate - Source Voltage	$\pm 20^*$	V
I_S Continuous Source Current (Body Diode)	6.0*	A
I_{SM} Pulse Source Current (Body Diode) (3)	24*	A
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	20* (See Fig. 14)	W
Linear Derating Factor	0.18* (See Fig. 14)	W/°C
I_{LM} Inductive Current, Clamped	L = 100µH 24	A
T_J Operating Junction and Storage Temperature Range	-55* to 150*	°C
T_{stg} Lead Temperature	300* (0.083 in. (1.5mm) from case for 10s)	°C

2N6788

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	100*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{GS} = 100V, V_{DS} = 0V$
			1000*	μA	$V_{GS} = 80V, V_{DS} = 0V, T_C = 125^\circ\text{C}$
$V_{GS(on)}$ On-State Voltage (2)	—	—	2.10*	V	$V_{GS} = 10V, I_D = 8.0A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance (2)	—	0.28	0.30*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_C = 25^\circ\text{C}$
			0.54*	Ω	$V_{GS} = 10V, I_D = 3.5A, T_C = 125^\circ\text{C}$
V_{GD} Diode Forward Voltage (2)	0.8*	—	1.8*	V	$T_C = 25^\circ\text{C}, I_S = 6.0A, V_{GS} = 0V$
g_{fs} Forward Transconductance (2)	1.5*	2.9	4.5*	S/O	$V_{DS} = 5V, I_D = 3.5A$
C_{iss} Input Capacitance	200*	450	600*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	100*	200	400*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	20*	50	100*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} = 36V, I_D = 3.5A, Z_\theta = 500$
t_r Rise Time	—	—	70*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	40*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	70*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{GS} = 80V, I_D = 250\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{GS} = 3.3V, I_D = 60A$, See Fig. 16.

Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	6.26*	$^\circ\text{C/W}$	
$R_{\theta JA}$ Junction-to-Ambient	—	—	176	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	230	ns	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	1.2	μC	$T_J = 150^\circ\text{C}, I_F = 6.0A, dI_F/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

① $T_J = 25^\circ\text{C}$ to 150°C . ② Pulse Test. Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. ③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 6).

*JEDEC registered value




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area

Standard Power MOSFETs

2N6788




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature











Fig. 9 - Normalized On-Resistance Vs. Temperature



2N6788




- NOTES:
1. LHM003 CASE GROUNDED
2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD
3. PULSE WIDTH = 3 μ s, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES
WHEN MEASURING RISE TIME, $V_{GS(tin)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(tin)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching Time Test Circuit



- NOTES
1. SET V_{GS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1 μ A PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C
2. SELECT R_S SUCH THAT $I_D = R_S \cdot 2.5 \pm 1.0$ Vdc

Fig. 16 - Safe Operating Area Test Circuit