# RENESAS

# R1QDA4436RBG,R1QDA4418RBG

144-Mbit QDR™II+ SRAM 4-word Burst	R10DS0136EJ0202
Architecture (2.5 Cycle Read latency) with ODT	Rev.2.02 Aug 01, 2014

## Description

The R1QDA4436RBG is a 4,194,304-word by 36-bit and the R1QDA4418RBG is a 8,388,608-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

## Features

- Power Supply
  - 1.8 V for core (VDD), 1.4 V to VDD for I/O (VDDQ)
- Clock
  - Fast clock cycle time for high bandwidth
  - Two input clocks (K and /K) for precise DDR timing at clock rising edges only
  - Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems
  - Clock-stop capability with µs restart

#### ■ I/O

- Separate independent read and write data ports with concurrent transactions
- 100% bus utilization DDR read and write operation
- HSTL I/O
- User programmable output impedance
- PLL circuitry for wide output data valid window and future frequency scaling
- Data valid pin (QVLD) to indicate valid data on the output
- Function
  - Four-tick burst for reduced address frequency
  - Internally self-timed write control
  - Simple control logic for easy depth expansion
  - JTAG 1149.1 compatible test access port
- Package
  - 165 FBGA package (15 x 17 x 1.4 mm)



## Part Number Definition

Column No.	0	1	2	3	4	5	6	7	8	9	10	11	-	12	13	14	15	16
Example	R	1	Q	D	Α	4	4	3	6	R	в	G	-	1	8	Ι	В	0
	The a	above	part nu	umber	is just	examp	le for	144M (	QDRII-	+ B4 x3	36 550	MHz, <sup>-</sup>	15x17r	nm PK	G, Pb-	free pa	art.	

	-	Comments	No.	-	Comments	No.	-	Comments
0-1	R1	Renesas Memory Prefix	4	Α	Vdd = 1.8 V		60	Frequency = 167MHz
	Q2	QDR II B2 <sup>[*1]</sup> (L15) <sup>[*2]</sup>		36	Density = 36Mb		50	Frequency = 200MHz
	Q3	QDR II B4 (L15)	5-6	72	Density = 72Mb		40	Frequency = 250MHz
	Q4	DDR II B2 (L15)	0-0	44	Density = 144Mb		36	Frequency = 275MHz
	Q5	DDR II B4 (L15)		88	Density = 288Mb		33	Frequency = 300MHz
	Q6	DDR II B2 SIO <sup>[*3]</sup> (L15)		09	Data width = 9bit	40.40	30	Frequency = 333MHz
	QA	QDR II+ B4 L25 <sup>[*2]</sup>	7-8	18	Data width = 18bit	12-13	27	Frequency = 375MHz
	QB	DDR II+ B2 L25		36	Data width = 36bit		25	Frequency = 400MHz
	QC	DDR II+ B4 L25		R	1st Generation		22	Frequency = 450MHz
	QD	QDR II+ B4 L25 w/ODT <sup>[*4]</sup>		А	2nd Generation		20	Frequency = 500MHz
	QE	DDR II+ B2 L25 w/ODT		В	3rd Generation		19	Frequency = 533MHz
2-3	QF	DDR II+ B4 L25 w/ODT	9	С	4th Generation		18	Frequency = 550MHz
-	QG	QDR II+ B4 L20		D	5th Generation		R	Commercial temp.
	QH	DDR II+ B2 L20		E	6th Generation	14	ĸ	Ta range = 0°C to 70°C
	QJ	DDR II+ B4 L20		F	7th Generation	14	1	Industrial temp.
	QK	QDR II+ B4 L20 w/ODT	10-11	BG	PKG= BGA 15x17 mm		1	Ta range = -40℃ to 85℃
	QL	DDR II+ B2 L20 w/ODT	10-11	BB	PKG= BGA 13x15 mm		Α	Pb and Tray
	QM	DDR II+ B4 L20 w/ODT				15	В	Pb-free and Tray
	QN	QDR II+ B2 L20				10	Т	Pb and Tape&Reel
	QP	QDR II+ B2 L20 w/ODT		_	_		S	Pb-free and Tape&Reel
						16	0 to 9,	
	-	-					A to Z	Renesas internal use
							or None	
Note1:		[*1] B=Burst length (B2: Burst leng						
Note1:		[*2] L=Read Latency (L15: Read L				·)		
Note1:		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O				:)		
Note1:		[*2] L=Read Latency (L15: Read L				;)		
		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate VO [*4] ODT=On die termination				)		
		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name	atency = 1.5	5 cycle, L		)		
		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name Pb parts: Marking Name = Part N	atency = 1.5 umber(0-14	5 cycle, L:	20: 2.0 cycle, L25: 2.5 cycle	;)		
		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name Pb parts: Marking Name = Part N Pb-free parts: Marking Name = P	umber(0-14 art Number(	5 cycle, L: ) 0-14) + "F	20: 2.0 cycle, L25: 2.5 cycle	:)		
		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name Pb parts: Marking Name = Part N Pb-free parts: Marking Name = P (Example) R1QAA4436RBG-20F	umber(0-14 art Number(	5 cycle, L: 0-14) + "f Pb pai	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts	;)		
Note1: Note2:		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name Pb parts: Marking Name = Part N Pb-free parts: Marking Name = P	umber(0-14 art Number(	5 cycle, L: 0-14) + "f Pb pai	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts	;)		
		<ul> <li>[*2] L=Read Latency (L15: Read L</li> <li>[*3] SIO=Separate I/O</li> <li>[*4] ODT=On die termination</li> <li>Package Marking Name</li> <li>Pb parts: Marking Name = Part N</li> <li>Pb-free parts: Marking Name = P</li> <li>(Example) R1QAA4436RBG-20F</li> <li>R1QAA4436RBG-20F</li> <li>Pb : R0HS Compliance Level</li> </ul>	atency = 1.{ umber(0-14 art Number( 2 2 PB-F = 5/6	5 cycle, L: 0-14) + "f Pb pai	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts	;)		
Note2:		[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination Package Marking Name Pb parts: Marking Name = Part N Pb-free parts: Marking Name = P (Example) R1QAA4436RBG-20F R1QAA4436RBG-20F	atency = 1.{ umber(0-14 art Number( 2 2 PB-F = 5/6	5 cycle, L: 0-14) + "f Pb pai	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts	;)		
Note2:		<ul> <li>[*2] L=Read Latency (L15: Read L</li> <li>[*3] SIO=Separate I/O</li> <li>[*4] ODT=On die termination</li> <li>Package Marking Name</li> <li>Pb parts: Marking Name = Part N</li> <li>Pb-free parts: Marking Name = P</li> <li>(Example) R1QAA4436RBG-20F</li> <li>R1QAA4436RBG-20F</li> <li>Pb : R0HS Compliance Level</li> </ul>	atency = 1.{ umber(0-14 art Number( 2	.) 0-14) + "I Pb pai Pb-fre	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts e parts	;)		
Note2: Note3:		<ul> <li>[*2] L=Read Latency (L15: Read L [*3] SIO=Separate I/O [*4] ODT=On die termination</li> <li>Package Marking Name</li> <li>Pb parts: Marking Name = Part N</li> <li>Pb-free parts: Marking Name = P</li> <li>(Example) R1QAA4436RBG-20F R1QAA4436RBG-20F</li> <li>Pb : RoHS Compliance Level</li> <li>Pb-free: RoHS Compliance Level</li> </ul>	atency = 1.{ umber(0-14 art Number( 2	.) 0-14) + "I Pb pai Pb-fre	20: 2.0 cycle, L25: 2.5 cycle PB-F" ts e parts	:)		



#### Part number information

Ordering part number	Organization (word x bit)	Cycle time	Clock frequency	Operating Ambient Temperature	Core Supply Voltage (V)	Package
R1QDA4436RBG-18IA0	4M x 36	1.810ns	550MHz	$T_{A} = -40$ to $85^{\circ}C$	$1.8\pm0.1$	165-pin
R1QDA4436RBG-19IA0		1.875ns	533MHz			PLASTIC BGA
R1QDA4436RBG-20IA0		2.00ns	500MHz			(15 x 17)
R1QDA4418RBG-18IA0	8M x 18	1.810ns	550MHz			Pb
R1QDA4418RBG-19IA0		1.875ns	533MHz			
R1QDA4418RBG-20IA0		2.00ns	500MHz			
R1QDA4436RBG-18IB0	4M x 36	1.810ns	550MHz	T <sub>A</sub> = −40 to 85°C	$1.8\pm0.1$	165-pin
R1QDA4436RBG-19IB0		1.875ns	533MHz			PLASTIC BGA
R1QDA4436RBG-20IB0		2.00ns	500MHz			(15 x 17)
R1QDA4418RBG-18IB0	8M x 18	1.810ns	550MHz			Pb-free
R1QDA4418RBG-19IB0		1.875ns	533MHz			
R1QDA4418RBG-20IB0		2.00ns	500MHz			



## **Pin Arrangement**

					()	(op View)	)				
	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	NC	SA	/W	/BW2	/K	/BW1	/R	SA	SA	CQ
в	Q27	Q18	D18	SA	/BW3	К	/BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	NC	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
Е	Q29	D29	Q20	VDDQ	Vss	Vss	Vss	Vddq	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	VDD	Vss	VDD	Vddq	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	VDD	Vss	VDD	Vddq	Q13	D13	D5
н	/DOFF	VREF	VDDQ	VDDQ	VDD	Vss	Vdd	Vddq	Vddq	VREF	ZQ
J	D31	Q31	D23	VDDQ	VDD	Vss	VDD	Vddq	D12	Q4	D4
κ	Q32	D32	Q23	VDDQ	VDD	Vss	VDD	Vddq	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	Vss	Vss	Vss	Vddq	D11	Q11	Q2
М	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
Ν	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Ρ	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

[R1QDA4436RBG]

4M x 36

Notes: 1. Address expansion order for future higher density SRAMs:  $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$ .

2. NC pins can be left floating or connected to 0V to VDDQ



#### [R1QDA4418RBG]

8M x 18

(Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	SA	SA	/W	/BW1	/K	NC	/R	SA	SA	CQ
в	NC	Q9	D9	SA	NC	К	/BW0	SA	NC	NC	Q8
С	NC	NC	D10	Vss	SA	NC	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
Е	NC	NC	Q11	VDDQ	Vss	Vss	Vss	VDDQ	NC	D6	Q6
F	NC	Q12	D12	VDDQ	Vdd	Vss	Vdd	VDDQ	NC	NC	Q5
G	NC	D13	Q13	VDDQ	Vdd	Vss	Vdd	VDDQ	NC	NC	D5
н	/DOFF	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	D14	VDDQ	Vdd	Vss	Vdd	VDDQ	NC	Q4	D4
κ	NC	NC	Q14	VDDQ	Vdd	Vss	Vdd	VDDQ	NC	D3	Q3
L	NC	Q15	D15	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q2
м	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
Ν	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
Ρ	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

Notes: 1. Address expansion order for future higher density SRAMs:  $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$ .

2. NC pins can be left floating or connected to 0V to VDDQ



## **Pin Descriptions**

Name	I/O type	Descriptions	Note
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K (read and write address). These inputs are ignored when device is deselected.	
/R	Input	Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.	
/W	Input	Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.	
/BW <sub>x</sub>	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and /K for each of the two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.	
К, /К	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V <sub>REF</sub> level.	
/DOFF	Input	PLL disable: When low, this input causes the PLL to be bypassed for stable, low frequency operation.	
TMS TDI	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left unconnected if the JTAG function is not used in the circuit.	
ТСК	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to $V_{\rm SS}$ if the JTAG function is not used in the circuit.	
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$ , where RQ is a resistor from this ball to ground. This ball can be connected directly to $V_{DDQ}$ , which enables the minimum impedance mode. This ball cannot be connected directly to $V_{SS}$ or left unconnected. The ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.	
ODT	Input	ODT control: When low;	
		Low range mode is selected. The impedance range is between 52 $\Omega$ and 105 $\Omega$ (Thevenin equivalent), which follows $0.3 \times RQ$ for 175 $\Omega \leq RQ \leq 350 \Omega$ .	
		ODT control:When high;	
		High range mode is selected. The impedance range is between 105 $\Omega$ and 150 $\Omega$ (Thevenin equivalent), which follows 0.6 × RQ for 175 $\Omega \leq$ RQ $\leq$ 250 $\Omega$ .	
		ODT control:When floating;	
		High range mode is selected.	



Name	I/O type	Descriptions	Note
D <sub>0</sub> to D <sub>n</sub>	Input	Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and /K during WRITE operations. See Pin Arrangement figures for ball site location of individual signals. The $\times$ 18 device uses D0 to D17. D18 to D35 should be treated as NC pin. The $\times$ 36 device uses D0 to D35.	
CQ, /CQ	Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.	
TDO	Output	IEEE 1149.1 test output: 1.8 V I/O level.	
Q <sub>0</sub> to Q <sub>n</sub>	Output	Synchronous data outputs: Output data is synchronized to the K clock. This bus operates in response to /R commands. See Pin Arrangement figures for ball site location of individual signals. The ×18 device uses Q0 to Q17. Q18 to Q35 should be treated as NC pin. The ×36 device uses Q0 to Q35.	
QVLD	Output	Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and /CQ.	
V <sub>DD</sub>	Supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.	1
V <sub>DDQ</sub>	Supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating Conditions for range.	1
V <sub>SS</sub>	Supply	Power supply: Ground.	1
V <sub>REF</sub>	-	HSTL input reference voltage: Nominally $V_{DDQ}/2$ , but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.	
NC	-	No connect: These pins can be left floating or connected to 0V to $V_{DDQ}$ .	


Notes:

1. All power supply and ground balls must be connected for proper operation of the device.




## **Block Diagram**

## [R1QDA4436RBG]



#### [R1QDA4418RBG]






### **Power-up and Initialization Sequence**

V<sub>DD</sub> must be stable before K, /K clocks are applied.

- Recommended voltage application sequence :  $V_{SS} \rightarrow V_{DD} \rightarrow V_{DDQ}$  &  $V_{REF} \rightarrow V_{IN}$ . (0 V to  $V_{DD}$ ,  $V_{DDQ} < 200$  ms)
- Apply  $V_{\text{REF}}$  after  $V_{\text{DDQ}}$  or at the same time as  $V_{\text{DDQ}}.$
- Then execute either one of the following sequences.

#### 1. Single Clock Mode

- Drive /DOFF high (/DOFF can be tied high from the start).
- Then provide stable clocks (K, /K) for at least 20 us.



#### 2. PLL Off Mode (/DOFF tied low)

- In the "NOP and setup stage", provide stable clocks (K, /K) for at least 20 us.

## PLL Constraints

- 1. These chips use the PLL. The clock input should have low phase jitter which is specified as tKC var.
- The lower end of the frequency at which the PLL can operate is 250 MHz. (Please refer to AC Characteristics table for detail.)
- 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again.



## **Programmable Output Impedance**

1. Output buffer impedance can be programmed by terminating the ZQ ball to  $V_{SS}$  through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is between 175  $\Omega$  and 350  $\Omega$ . The total external capacitance of ZQ ball must be less than 7.5 pF.

## QVLD (Valid data indicator)

1. QVLD is provided on the QDR-II+ and DDR-II+ to simplify data capture on high speed systems. The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is inactivated half cycle before the read finish for the receiver to stop capturing the data. QVLD is edge aligned with CQ and /CQ.

## **ODT (On Die Termination)**

- 1. To reduce reflection which produces noise and lowers signal quality, the signals should be terminated, especially at high frequency. Renesas offers ODT on the input signals to QDR-II+ and DDR-II+ family of devices.
- 2. The ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.
- 3. There is no difference in AC timing characteristics between the SRAMs with ODT and SRAMs without ODT.
- 4. There is no increase in the  $I_{DD}$  of SRAMs with ODT, however, there is an increase in the  $I_{DDQ}$  (current consumption from the I/O voltage supply) with ODT.


## **ODT range**

ODT control pin	Thevenin equivalent resistance (R <sub>THEV</sub> )	Unit	Notes
Low	0.3 x RQ	Ω	1,3
High	0.6 x RQ	Ω	2
Floating	0.6 x RQ	Ω	2

- 1. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20$  % is 175  $\Omega \le RQ \le 350 \Omega$ .
- 2. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20$  % is 175  $\Omega \le RQ \le 250 \Omega$ .
- 3. ODT control pin is connected to  $V_{DDQ}$  through 3.5 k $\Omega$ . Therefore it is recommended to connect it to Vss through less than 100  $\Omega$  to make it low.



## Thevenin termination



# ODT pin

Pin name	ODT On/Off
D <sub>0</sub> to D <sub>n</sub>	Always On
/BW <sub>x</sub>	Always On
К, /К	Always On



## K Truth Table

Operation	К	/R	/W	D or Q						
				Data in						
Write Cycle:				Input	D(A+0)	D(A+1)	D(A+2)	D(A+3)		
Load address, input write data on two consecutive	Ť	H <sup>*7</sup>	L <sup>*8</sup>	data		· · · ·	· · · ·	( - /		
K and /K rising edges				Input	K(t+1) ↑	/K(t+1) ↑	K(t+2) ↑	/K(t+2) ↑		
				clock						
Deed Ovelay				Data out						
Read Cycle:				Output	Q(A+0)	Q(A+1)	Q(A+2)	Q(A+3)		
Load address, output read data on two consecutive	Ť	L <sup>*8</sup>	×	data	α(, τ · σ )	α(/ τ ) /	α(/ (* = )	α(, (* ο))		
K and /K rising edges				Input	/K(t+2) ↑	K(t+3) ↑	/K(t+3) ↑	K(t+4) ↑		
				clock						
NOP (No operation)	1	Н	Н	D = x  or  Q = High-Z						
Standby (Clock stopped)	Stopped	х	х	Previous state						

- 1. H: high level, L: low level,  $\times$ : don't care,  $\uparrow$ : rising edge.
- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at K clock edges.
- 3. /R and /W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. When clocks are stopped, the following cases are recommended; the case of K = low, /K = high, or the case of K = high, /K = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 7. If this signal was low to initiate the previous cycle, this signal becomes a "don't care" for this operation; however, it is strongly recommended that this signal be brought high, as shown in the truth table.
- 8. This signal was high on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.



## Byte Write Truth Table ( x 36 )

Operation	К	/K	/BW0	/BW1	/BW2	/BW3
Write D0 to D35	↑	-	L	L	L	L
	-	<b>↑</b>	L	L	L	L
Write D0 to D8	↑	-	L	Н	Н	Н
	-	<b>↑</b>	L	Н	Н	Н
Write D9 to D17	<b>↑</b>	-	Н	L	Н	Н
	-	<b>↑</b>	Н	L	Н	Н
Write D18 to D26	↑ (	-	Н	Н	L	Н
	-	↑	Н	Н	L	Н
Write D27 to D35	↑	-	Н	Н	Н	L
	-	<b>↑</b>	Н	Н	Н	L
Write nothing	<b>↑</b>	-	Н	Н	Н	Н
	-	<b>↑</b>	Н	Н	Н	Н

Notes:

- 1. H: high level, L: low level,  $\uparrow$ : rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


## Byte Write Truth Table (x 18)

Operation	К	/K	/BW0	/BW1
Write D0 to D17	↑	-	L	L
	-	↑ (	L	L
Write D0 to D8	↑	-	L	Н
	-	↑ (	L	Н
Write D9 to D17	↑	-	Н	L
	-	↑ (	Н	L
Write nothing	↑	-	Н	Н
	-	<u>↑</u>	Н	Н

- 1. H: high level, L: low level,  $\uparrow$ : rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.



## **Bus Cycle State Diagram**



- The address is concatenated with two additional internal LSBs to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1, xxx...xxx+2, xxx...xxx+3. Bus cycle is terminated at the end of this sequence (burst count = 4).
  - 2. Read and write state machines can be active simultaneously. Read and write cannot be simultaneously initiated. Read takes precedence.
  - 3. State machine control timing sequence is controlled by K.



## **Electrical Characteristics**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any ball	V <sub>IN</sub>	–0.5 to V <sub>DD</sub> + 0.5 (2.5 V max.)	V	1,4
Input/output voltage	V <sub>I/O</sub>	–0.5 to V <sub>DDQ</sub> + 0.5 (2.5 V max.)	V	1,4
Core supply voltage	V <sub>DD</sub>	–0.5 to 2.5	V	1,4
Output supply voltage	V <sub>DDQ</sub>	-0.5 to V <sub>DD</sub>	V	1,4
Junction temperature	Tj	+125 (max)	°C	5
Storage temperature	T <sub>STG</sub>	–55 to +125	°C	

Notes:

- 1. All voltage is referenced to V<sub>SS</sub>.
- 2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended:  $V_{SS}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$  then  $V_{IN}$ . Remember, according to the Absolute Maximum Ratings table,  $V_{DDQ}$  is not to exceed 2.5 V, whatever the instantaneous value of  $V_{DDQ}$ .
- 5. Some method of cooling or airflow should be considered in the system.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Power supply voltage core	V <sub>DD</sub>	1.7	1.8	1.9	V	1
Power supply voltage I/O	V <sub>DDQ</sub>	1.4	1.5	V <sub>DD</sub>	V	1,2
Input reference voltage I/O	V <sub>REF</sub>	0.68	0.75	0.95	V	3
Input high voltage	V <sub>IH (DC)</sub>	V <sub>REF</sub> + 0.1	-	V <sub>DDQ</sub> + 0.3	V	1,4,5
Input low voltage	VIL (DC)	-0.3	-	V <sub>REF</sub> - 0.1	V	1,4,5

#### **Recommended DC Operating Conditions**

Notes:

- 1. At power-up,  $V_{DD}$  and  $V_{DDQ}$  are assumed to be a linear ramp from 0V to  $V_{DD}$ (min.) or  $V_{DDQ}$ (min.) within 200ms. During this time,  $V_{DDQ} < V_{DD}$  and  $V_{IH} < V_{DDQ}$ . During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .
- 2. Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from V<sub>DDQ</sub>.
- 3. Peak to peak AC component superimposed on  $V_{REF}$  may not exceed 5% of  $V_{REF}$ .
- 4. These are DC test criteria. The AC  $V_{IH}$  /  $V_{IL}$  levels are defined separately to measure timing parameters.
- 5. Overshoot:  $V_{IH (AC)} \le V_{DDQ} + 0.5 V$  for  $t \le t_{KHKH}/2$

Undershoot:  $V_{IL (AC)} \ge -0.5 \text{ V}$  for  $t \le t_{KHKH/2}$ 

During normal operation,  $V_{IH(DC)}$  must not exceed  $V_{DDQ}$  and  $V_{IL(DC)}$  must not be lower than  $V_{SS.}$ 



## **DC Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8\text{V} \pm 0.1\text{V}, V_{DDQ} = 1.5\text{V}, V_{REF} = 0.75\text{V})$ 

Parameter	Symbol	Test condition	MIN.		MAX.			Notes
				-18	-19	-20	ĺ	
Operating Supply	I <sub>DD</sub>	(x36)		1500	1470	1400	mA	
Current		(x18)		1250	1210	1160		1,2,3
(Write / Read)								
Standby Supply	I <sub>SB1</sub>	(x36)		1140	1110	1060	mA	
Current		(x18)		980	950	910		2,4,5
(NOP)								
Input leakage current	lu		-2		2	•	μA	9
Output leakage current	ILO		-5		5		μA	10
Output high voltage	V <sub>он</sub> (Low)	I <sub>OH</sub>   ≤ 0.1 mA	$V_{DDQ} - 0.2$		V <sub>DDQ</sub>		V	8
	V <sub>он</sub>	Note 6	$V_{DDQ}/2 - 0.12$	V	<sub>DDQ</sub> /2 + 0.	12	V	8
Output low voltage	V <sub>o∟</sub> (Low)	$I_{OL} \leq 0.1 \text{ mA}$	V <sub>SS</sub>		0.2		V	8
	V <sub>OL</sub>	Note 7	V <sub>DDQ</sub> /2-0.12	V	<sub>DDQ</sub> /2+0.	12	V	8

- 1. All inputs (except ZQ,  $V_{REF}$ ) are held at either  $V_{IH}$  or  $V_{IL}$ .
- 2.  $I_{OUT} = 0$  mA.  $V_{DD} = V_{DD}$  max,  $t_{KHKH} = t_{KHKH}$  min.
- 3. Operating supply currents (I<sub>DD</sub>) are measured at 100% bus utilization. I<sub>DD</sub> of QDR family is current of device with 100% write and 100% read cycle.
- 4. All address / data inputs are static at either  $V_{IN} > V_{IH}$  or  $V_{IN} < V_{IL}$ .
- 5. Reference value. (Condition = NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed. )
- 6. Outputs are impedance-controlled.  $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 7. Outputs are impedance-controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 9.  $0 \le VIN \le VDDQ$  for all input balls (except VREF, Dn, /BWx, K, /K, ZQ, ODT, TCK, TMS, TDI ball).
- 10.  $0 \le V_{OUT} \le V_{DDQ}$  (except TDO ball), output disabled.



#### Thermal Resistance

Parameter	Symbol	Airflow	Тур	Unit	Test condition	Notes
Junction to Ambient	θ <sub>JA</sub>	1 m/s	9.7	°C/W	EIA/JEDEC JESD51	1
Junction to Case	θ <sub>JC</sub>	-	4.4			

Notes:

1. These parameters are calculated under the condition. These are reference values.

2.  $Tj = Ta + \theta_{JA} \times Pd$ 

 $Tj = Tc + \theta_{JC} \times Pd$ 

where

Tj : junction temperature when the device has achieved a steady-state after application of Pd (°C) Ta :ambient temperature (°C)

Tc :temperature of external surface of the package or case (°C)

 $\theta_{JA}$ : thermal resistance from junction-to-ambient (°C/W)

 $\theta_{JC}$ : thermal resistance from junction-to-case (package) (°C/W)

Pd :power dissipation that produced change in junction temperature (W) (cf.JESD51-2A)

#### Capacitance

 $(Ta = +25^{\circ}C, Frequency = 1.0MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V)$ 

Parameter	Symbol	Min	Тур	Мах	Unit	Test condition	Note
Input capacitance (SA, /R, /W, /BW)	C <sub>IN</sub>	-	4	5	pF	V <sub>IN</sub> = 0 V	1,2
Clock input capacitance (K, /K)	C <sub>CLK</sub>	-	4	5	pF	V <sub>CLK</sub> = 0 V	1,2
Output capacitance (DQ, CQ, /CQ)	C <sub>I/O</sub>	-	5	6	pF	$V_{I/O} = 0 V$	1,2


Notes:


1. These parameters are sampled and not 100% tested.

2. Except JTAG (TCK, TMS, TDI, TDO) pins.

#### AC Test Conditions


Input waveform (Rise/fall time ≤ 0.3 ns)







#### Output load conditions



#### **AC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	V <sub>IH (AC)</sub>	V <sub>REF</sub> + 0.2	-	-	V	1,2,3,4
Input low voltage	V <sub>IL (AC)</sub>	-	-	$V_{REF} - 0.2$	V	1,2,3,4

- 1. All voltages referenced to  $V_{SS}$  (GND). During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .
- 2. These conditions are for AC functions only, not for AC parameter test.
- 3. Overshoot:  $V_{IH (AC)} \le V_{DDQ} + 0.5 V$  for  $t \le t_{KHKH}/2$ Undershoot:  $V_{IL (AC)} \ge -0.5 V$  for  $t \le t_{KHKH}/2$ Control input signals may not have pulse widths less than  $t_{KHKL}$  (min) or operate at cycle rates less than  $t_{KHKH}$  (min).
- 4. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through the target AC level,  $V_{IL (AC)}$  or  $V_{IH (AC)}$ .
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level, V<sub>IL (DC)</sub> or V<sub>IH (DC)</sub>.



## **AC Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8\text{V} \pm 0.1\text{V}, V_{DDQ} = 1.5\text{V}, V_{REF} = 0.75\text{V})$ 

Parameter	Symbol	-1	18	-1	19	-2	20	Unit	Notes
		Min	Max	Min	Max	Min	Max		
Clock	•					1			
Average clock cycle time (K, /K)	t <sub>кнкн</sub>	1.810	4.00	1.875	4.00	2.00	4.00	ns	
Clock high time (K, /K)	t <sub>ĸнĸ∟</sub>	0.40	-	0.40	-	0.40	-	Cycle	
Clock low time (K, /K)	t <sub>KLKH</sub>	0.40	-	0.40	-	0.40	-	Cycle	
Clock to /clock (K to /K)	t <sub>ĸн/ĸн</sub>	0.425	-	0.425	-	0.425	-	Cycle	
/Clock to clock (/K to K)	t/кнкн	0.425	-	0.425	-	0.425	-	Cycle	
PLL Timing									
Clock phase jitter (K, /K)	t <sub>ĸc</sub> var	-	0.15	-	0.15	-	0.15	ns	3
Lock time (K)	t <sub>KC</sub> lock	20	-	20	-	20	-	us	2
K static to PLL reset	t <sub>KC</sub> reset	30	-	30	-	30	-	ns	5
Output Times									
K, /K high to output valid	t <sub>CHQV</sub>	-	0.45	-	0.45	-	0.45	ns	
K, /K high to output hold	t <sub>CHQX</sub>	-0.45	-	-0.45	-	-0.45	-	ns	
K, /K high to echo clock valid	tснсаv	-	0.45	-	0.45	-	0.45	ns	
K, /K high to echo clock hold	t <sub>CHCQX</sub>	-0.45	-	-0.45	-	-0.45	-	ns	
CQ, /CQ high to output valid	t <sub>CQHQV</sub>	-	0.15	-	0.15	-	0.15	ns	5
CQ, /CQ high to output hold	t <sub>санах</sub>	-0.15	-	-0.15	-	-0.15	-	ns	5
K, /K high to output high-Z	t <sub>CHQZ</sub>	-	0.45	-	0.45	-	0.45	ns	4
K, /K high to output low-Z	t <sub>CHQX1</sub>	-0.45	-	-0.45	-	-0.45	-	ns	4
CQ high to QVLD valid	t <sub>QVLD</sub>	-0.15	0.15	-0.15	0.15	-0.15	0.15	ns	5
Setup Times									
Address valid to K rising edge	t <sub>AVKH</sub>	0.30	-	0.30	-	0.33	-	ns	1,6
Control inputs valid to	t <sub>IVKH</sub>	0.30	-	0.30	-	0.33	-	ns	1,6
K rising edge Data-in valid to	tours	0.20	_	0.20	_	0.22	_	ne	1,7
K, /K rising edge	t <sub>DVKH</sub>	0.20	-	0.20	-	0.22	-	ns	1,7
Hold Times	1.			1		1		1	
K rising edge to address hold	t <sub>KHAX</sub>	0.30	-	0.30	-	0.33	-	ns	1,6
K rising edge to control inputs hold	t <sub>кніх</sub>	0.30	-	0.30	-	0.33	-	ns	1,6
K, /K rising edge to data-in hold	t <sub>KHDX</sub>	0.20	-	0.20	-	0.22	-	ns	1,7

Notes:

- 1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
- 2.  $V_{DD}$  and  $V_{DDQ}$  slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention. PLL lock time begins once  $V_{DD}$ ,  $V_{DDQ}$  and input clock are stable.
- It is recommended that the device is kept inactive during these cycles.
- 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 4. Transitions are measured  $\pm 100$  mV from steady-state voltage.
- 5. These parameters are sampled.
- 6. t<sub>AVKH</sub>, t<sub>IVKH</sub>, t<sub>KHAX</sub>, t<sub>KHIX</sub> spec is determined by the actual frequency regardless of Part Number (Marking Name).

The following is the spec for the actual frequency.

0.30 ns for  $\leq$ 550MHz & >500MHz

0.33 ns for  ${\leq}500 \text{MHz}$  &  ${>}450 \text{MHz}$ 

0.40 ns for  $\leq$ 450MHz &  $\geq$ 250MHz

7. t<sub>DVKH</sub>, t<sub>KHDX</sub> spec is determined by the actual frequency regardless of Part Number (Marking Name). The following is the spec for the actual frequency.

0.20 ns for  $\leq$ 550MHz & >500MHz 0.22 ns for  $\leq$ 500MHz & >450MHz

0.25 ns for <450MHz & >400MHz


 $0.28 \text{ ns for } \leq 400 \text{MHz} \& \geq 250 \text{MHz}$ 

#### Remarks:

- 1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 2. Control input signals may not be operated with pulse widths less than  $t_{KHKL}$  (min).
- 3.  $V_{DDQ}$  is +1.5 V DC.  $V_{REF}$  is +0.75 V DC.
- 4. Control signals are /R and /W. Setup and hold times of /BWx signals must be the same as those of Data-in signals.



## **Read and Write Timing**



- 1. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
- 2. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, Q23 = D13. Write data is forwarded immediately as read results.
- 3. To control read and write operations, /BW signals must operate at the same timing as Data-in signals.

## JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to  $V_{SS}$  to preclude middle level inputs. TDI and TMS are internally pulled up and may be unconnected, or may be connected to VDD through a pull up resistor. TDO should be left unconnected.

#### **Test Access Port (TAP) Pins**

Symbol I/O	Pin assignments	Description	Notes
тск	2R	Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.	
TMS	10R	Test mode select. This is the command input for the TAP controller state machine.	
TDI	11R	Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.	
TDO	1R	Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.	

Notes:

The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.

#### TAP DC Operating Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8\text{V} \pm 0.1\text{V})$ 

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>	+1.3	-	V <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	-	+0.5	V	
Input leakage current	I <sub>LI</sub>	-5.0	-	+5.0	μA	$0 V \le V_{IN} \le V_{DD}$
Output leakage current	I <sub>LO</sub>	-5.0	-	+5.0	μA	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}}, \\ \text{output disabled} \end{array}$
Output low voltage	V <sub>OL1</sub>	-	-	0.2	V	I <sub>OLC</sub> = 100 μA
Output low voltage	V <sub>OL2</sub>	-	-	0.4	V	I <sub>OLT</sub> = 2 mA
Output high voltage	V <sub>OH1</sub>	1.6	-	-	V	I <sub>OHC</sub>   = 100 μA
Output high voltage	V <sub>OH2</sub>	1.4	-	-	V	I <sub>ОНТ</sub>   = 2 mA

Notes:

- 1. All voltages referenced to  $V_{SS}$  (GND).
- 2. At power-up,  $V_{DD}$  and  $V_{DDQ}$  are assumed to be a linear ramp from 0V to  $V_{DD}$ (min.) or  $V_{DDQ}$ (min.) within 200ms. During this time,  $V_{DDQ} < V_{DD}$  and  $V_{IH} < V_{DDQ}$ .


During normal operation,  $V_{\text{DDQ}}$  must not exceed  $V_{\text{DD}}.$ 




#### TAP AC Test Conditions

Parameter	Symbol	Conditions	Unit	Notes
Input timing measurement reference levels	V <sub>REF</sub>	0.9	V	
Input pulse levels	$V_{IL}, V_{IH}$	0 to 1.8	V	
Input rise/fall time	tr, tf	≤ 1.0	ns	
Output timing measurement reference levels		0.9	V	
Test load termination supply voltage ( $V_{TT}$ )		0.9	V	
Output load		See figures		


#### Input waveform



#### Output waveform



#### **Output load condition**





#### **TAP AC Operating Characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8\text{V} \pm 0.1\text{V})$ 


Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Test clock (TCK) cycle time	t <sub>THTH</sub>	50	-	-	ns	
TCK high pulse width	t <sub>THTL</sub>	20	-	-	ns	
TCK low pulse width	t <sub>TLTH</sub>	20	-	-	ns	
Test mode select (TMS) setup	t <sub>MVTH</sub>	5	-	-	ns	
TMS hold	t <sub>THMX</sub>	5	-	-	ns	
Capture setup	t <sub>cs</sub>	5	-	-	ns	
Capture hold	t <sub>CH</sub>	5	-	-	ns	
TDI valid to TCK high	t <sub>DVTH</sub>	5	-	-	ns	
TCK high to TDI invalid	t <sub>THDX</sub>	5	-	-	ns	
TCK low to TDO unknown	t <sub>TLQX</sub>	0	-	-	ns	
TCK low to TDO valid	$\mathbf{t}_{TLQV}$	-	-	10	ns	

Notes:

1.  $t_{CS} + t_{CH}$  defines the minimum pause in RAM I/O pad transitions to assure pad data capture.



## TAP Controller Timing Diagram



## **Test Access Port Registers**

Register name	Length	Symbol	Notes
Instruction register	3 bits	IR [2:0]	
Bypass register	1 bits	BP	
ID register	32 bits	ID [31:0]	
Boundary scan register	109 bit	BS [109:1]	



#### **TAP Controller Instruction Set**

IR2	IR1	IR0	Instruction	Description	Notes
0	0	0	EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.	1,2,3,4,5
0	0	1	IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.	
0	1	0	SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.	3,4,5
0	1	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	0	0	SAMPLE /PRELOAD	When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls.	3,4,5
1	0	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	0	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	1	BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.	

- 1. Data in output register is not guaranteed if EXTEST instruction is loaded.
- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t<sub>CS</sub> plus t<sub>CH</sub>). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required after boundary scan.
- 5. ODT is disabled in EXTEST, SAMPLE-Z or SAMPLE mode.



names

x36 D20 D29 Q29 Q21 D21 D30 Q30 Q22 D22 /DOFF D31 Q31 Q23 D23 D32 Q32 Q24 D24 D33 Q33 Q25 D25 D34 Q34 Q26 D26 D35 Q35 SA SA SA SA SA SA Internal

## **Boundary Scan Order**

Bit#	Ball	Signal names		Bit#	Ball	Signal	Signal names		Ball	Signal	
Dita	" ID	x18	x36	Dit#	ID	x18	x36	Bit#	ID	x18	
1	6R	ODT	ODT	38	9E	NC	Q15	75	2D	D11	
2	6P	QVLD	QVLD	39	10C	Q7	Q7	76	2E	NC	
3	6N	SA	SA	40	11D	D7	D7	77	1E	NC	
4	7P	SA	SA	41	9C	NC	D16	78	2F	Q12	
5	7N	SA	SA	42	9D	NC	Q16	79	3F	D12	
6	7R	SA	SA	43	11B	Q8	Q8	80	1G	NC	
7	8R	SA	SA	44	11C	D8	D8	81	1F	NC	
8	8P	SA	SA	45	9B	NC	D17	82	3G	Q13	
9	9R	SA	SA	46	10B	NC	Q17	83	2G	D13	
10	11P	Q0	Q0	47	11A	CQ	CQ	84	1H	/DOFF	
11	10P	D0	D0	48	10A	SA	SA	85	1J	NC	
12	10N	NC	D9	49	9A	SA	SA	86	2J	NC	
13	9P	NC	Q9	50	8B	SA	SA	87	3K	Q14	
14	10M	Q1	Q1	51	7C	SA	SA	88	3J	D14	
15	11N	D1	D1	52	6C	NC	NC	89	2K	NC	
16	9M	NC	D10	53	8A	/R	/R	90	1K	NC	
17	9N	NC	Q10	54	7A	NC	/BW1	91	2L	Q15	
8	11L	Q2	Q2	55	7B	/BW0	/BW0	92	3L	D15	
9	11M	D2	D2	56	6B	K	K	93	1M	NC	
20	9L	NC	D11	57	6A	/K	/K	94	1L	NC	
21	10L	NC	Q11	58	5B	NC	/BW3	95	3N	Q16	
22	11K	Q3	Q3	59	5A	/BW1	/BW2	96	3M	D16	
23	10K	D3	D3	60	4A	/W	/W	97	1N	NC	
24	9J	NC	D12	61	5C	SA	SA	98	2M	NC	
25	9K	NC	Q12	62	4B	SA	SA	99	3P	Q17	
26	10J	Q4	Q4	63	3A	SA	SA	100	2N	D17	
27	11J	D4	D4	64	2A	SA	NC	101	2P	NC	
28	11H	ZQ	ZQ	65	1A	/CQ	/CQ	102	1P	NC	
29	10G	NC	D13	66	2B	Q9	Q18	103	3R	SA	
30	9G	NC	Q13	67	3B	 D9	D18	104	4R	SA	
31	11F	Q5	Q5	68	1C	NC	D27	105	4P	SA	
32	11G	D5	D5	69	1B	NC	Q27	100	5P	SA	
33	9F	NC	D14	70	3D	Q10	Q19	107	5N	SA	
34	10F	NC	Q14	70	3C	D10	D19	108	5R	SA	
35	11E	Q6	Q6	72	1D	NC	D18	100	-	Internal	
36	10E	D6	D6	73	2C	NC	Q28		1		
37	10D	NC	D15	74	3E	Q11	Q20				


#### Notes:

In boundary scan mode,


- 1. Clock balls (K, /K) are referenced to each other and must be at opposite logic levels for reliable operation.
- 2. CQ and /CQ data are synchronized to the K clock (except EXTEST, SAMPLE-Z).



## **ID Register**



## **TAP Controller State Diagram**




No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.



## **Package Dimensions and Marking Information**

Both Pb parts and Pb-free parts are available.





## **Revision History**

#### R1QDA4436RBG,R1QDA4418RBG

		Description			
Rev.	Date	Page	Summary		
Rev.1.00	'12.10.10	-	New Datasheet.		
Rev.2.00	'13.04.15	ALL	Addition : -18 series		
Rev.2.01	'13.11.18	-	Туро		
Rev.2.02	'14.08.01	P6	Modification : Pin Descriptions.		

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, and Renesas Electronics Corporation. http://www.qdrconsortium.org/

The information contained herein is subject to change without notice.



#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
  the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
  use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infrigment of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics may way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulesvard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-989-5441, Fax: +1-905-989-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +9211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (China) Co., Ltd. Romon 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-235-1155, Fax: +86-10-235-7679 Renesas Electronics (Shanghai) Co., Ltd. Romo 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0989 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-225-6088, Fax: +852-2286-9022/9044 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +862-2175-9600, Fax: +886 2-8175-9670 Renesas Electronics Magapore Pte. Ltd. 80 Bendemeer Road, Unit #06-79 Hyllux Innovation Centre, Singapore 339949 Tel: +56-621-30200, Fax: +65-621-3030 Renesas Electronics Magayia Sdn.Bhd. Unit 906, Bloch B, Menara Amoorp, Amoorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9510 Renesas Electronics Konea Co., Ltd. 27., 234 Teheran-ro, Gangmar-Ku, Seoul, 135-920, Korea Tel: +60-3-7955-9330, Fax: +60-3-7955-9510