

Normally – OFF Silicon Carbide Junction Transistor

 V_{DS} = 1200 V $R_{DS(ON)}$ = 25 m Ω $I_{D (Tc = 25^{\circ}C)}$ = 100 A $h_{FE (Tc = 25^{\circ}C)}$ = 95

Features

- 250°C maximum operating temperature
- · Gate Oxide Free SiC switch
- Exceptional Safe Operating Area
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low Output Capacitance
- Positive Temperature Co-efficient of R_{DS,ON}
- Suitable for connecting an anti-parallel diode

Advantages

- Compatible with Si MOSFET/IGBT gate-drivers
- > 20 µs Short-Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth





Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Table of Contents

Section I: Absolute Maximum Ratings	1
Section II: Static Electrical Characteristics	2
Section III: Dynamic Electrical Characteristics	2
Section IV: Figures	3
Section V: Gate Drive Theory of Operation	5
Section VI: Mechanical Specifications	6
Section VII: SPICE Model Parameters	1

Section I: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Value	Unit	Notes
Drain – Source Voltage	V_{DS}	V _{GS} = 0 V	1200	V	
Continuous Drain Current	Ι _D	T _C = 25°C	100	Α	
Continuous Drain Current	I _D	T _C = 145°C	50	Α	
Continuous Gate Current	I _G		3.5	Α	
Turn-Off Safe Operating Area	RBSOA	T _{VJ} = 250 °C, Clamped Inductive Load	$I_{D,max} = 50$	Α	
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 250 °C, I_{G} = 1 A, V_{DS} = 800 V, Non Repetitive	>20	μs	
Reverse Gate – Source Voltage	V_{SG}		30	V	
Reverse Drain – Source Voltage	V_{SD}		25	V	
Storage Temperature	T_{stg}		-55 to 250	°C	



Section II: Static Electrical Characteristics

Davamatar	Comple ed	Conditions	Value		11	NI-4	
Parameter	Symbol	Conditions	Min.	Typical	Max.	Unit	Notes
A: On State							
Drain – Source On Resistance	R _{DS(ON)}	I _D = 50 A, T _j = 25 °C I _D = 50 A, T _j = 125 °C I _D = 50 A, T _i = 175 °C		25 33 43		mΩ	Fig. 5
Gate On Voltage	$V_{GS,ON}$	I _D = 50 A, V _{DS} = 23 V, T _j = 25 °C I _D = 50 A, V _{DS} = 23 V, T _j = 175 °C		3.5 3.3		V	Fig. 4
DC Current Gain	h _{FE}	$V_{DS} = 5 \text{ V}, I_D = 50 \text{ A}, T_J = 25 \text{ °C}$ $V_{DS} = 5 \text{ V}, I_D = 50 \text{ A}, T_J = 125 \text{ °C}$ $V_{DS} = 5 \text{ V}, I_D = 50 \text{ A}, T_J = 250 \text{ °C}$		95 56 49		_	Fig. 5
B: Off State							
Drain Leakage Current	I _{DSS}	$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_j = 25 \text{ °C}$ $V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_j = 125 \text{ °C}$ $V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}, T_j = 250 \text{ °C}$		0.1 0.1 0.5		μΑ	Fig. 6
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _j = 25 °C		20		nA	

Section III: Dynamic Electrical Characteristics

Dovomator	Cumbal	mbol Conditions -		Value		11	Natas
Parameter	Symbol			Typical	Max.	Unit	Notes
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}, f = 1 \text{ MHz}$		7209		рF	Fig. 9
Reverse Transfer/Output Capacitance	C_{rss}/C_{oss}	$V_{DS} = 800 \text{ V}, f = 1 \text{ MHz}$		124		pF	Fig. 9
Output Capacitance Stored Energy	Eoss	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}, f = 1 \text{ MHz}$		40		μJ	Fig. 10
Effective Output Capacitance, time related	$C_{\text{oss,tr}}$	I_D = constant, V_{GS} = 0 V, V_{DS} = 0800 V		231		pF	
Effective Output Capacitance, energy related	$C_{\text{oss,er}}$	V _{GS} = 0 V, V _{DS} = 0800 V		160		pF	
Gate-Source Charge	Q_GS	V _{GS} = -53 V		55		nC	
Gate-Drain Charge	Q_{GD}	$V_{GS} = 0 \text{ V}, V_{DS} = 0800 \text{ V}$		184		nC	
Gate Charge - Total	Q_{G}			239		nC	
Gate Resistance, Internal	R _{G(INT-ZERO)}	$f = 1 \text{ MHz}, V_{AC} = 50 \text{ mV}, V_{DS} = 0 \text{ V}, V_{GS} = 0 \text{ V}, T_j = 250 ^{\circ}\text{C}$		0.58		Ω	
	R _{G(INT-ON)}	$V_{GS} > 2.5 \text{ V}, V_{DS} = 0 \text{ V}, T_j = 250 ^{\circ}\text{C}$	•	0.09	•	Ω	



Section IV: Figures




Figure 1: Typical Output Characteristics at 25 °C




Figure 3: Typical Output Characteristics at 250 °C




Figure 5: DC Current Gain and Normalized On-Resistance vs. Temperature




Figure 2: Typical Output Characteristics at 125 °C




Figure 4: Drain-Source Voltage vs. Gate Current




Figure 6: DC Current Gain vs. Drain Current






Figure 7: Typical Transfer Characteristics




Figure 9: Input, Output, and Reverse Transfer Capacitance




Figure 8: Typical Blocking Characteristics




Figure 10: Output Capacitance Stored Energy



Section V: Gate Drive Theory of Operation

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 9.




Figure 9: Idealized Gate Current Waveform

Gate Currents, I_{G,pk}/-I_{G,pk} and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G , for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}$$

The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,pon}$ pulse is affected by the parasitic inductances, L_{par} in the package and drive circuit. A voltage developed across the parasitic inductance in the source path, L_{s} , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the $V_{GS,ON}$ level to counter these effects.

A high negative peak current, $-I_{G,off}$ is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with $V_{GS} = 0$ V, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE} , of the device

The desired $I_{G,steady}$ is determined by the peak device junction temperature T_J during operation, drain current I_D , DC current gain h_{FE} , and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:


$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5$$



Section VI: Mechanical Specifications

Raster Size	4.35 x 4.35	mm ²	171 x 171	mil ²		
Area total / active	18.92/16.56	mm ²	29330/25677	mil ²		
Thickness	360	μm	14	mil		
Wafer Size	100	mm	3937	mil		
Flat Position	0	deg	0	deg		
Passivation frontside	Polyimide	Polyimide				
Pad Metal (Anode)	4000 nm Al	4000 nm Al				
Backside Metal (Cathode)	400 nm Ni + 200	400 nm Ni + 200 nm Au -system				
Die Bond	Electrically cond	Electrically conductive glue or solder				
Wire Bond		Al ≤ 10 mil (Source) Al ≤ 5 mil (Gate)				
Reject ink dot size	Φ ≥ 0.3 mm	Φ ≥ 0.3 mm				
Decommended storage environment	Store in original	Store in original container, in dry nitrogen,				
Recommended storage environment	< 6 months at ar	< 6 months at an ambient temperature of 23 °C				

Chip Dimensions:



		mm	mil
DIE	Α	4.35	171
	В	4.35	171
SOURCE WIREBONDABLE	С	3.30	130
	D	1.75	69
	E	0.24	9
GATE	F	0.46	18
WIREBONDABLE	G	0.57	22



Revision History						
Date Revision Comments Supersedes						
2014/08/25	0	Initial release				

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



Section VII: SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (http://www.genesicsemi.com/images/products_sic/sjt/GA50JT12-CAL_SPICE.pdf) into LTSPICE (version 4) software for simulation of the GA50JT12-CAL.

```
MODEL OF GeneSiC Semiconductor Inc.
     $Revision:
                   2.0
                                 $
     $Date: 25-AUG-2014
                                 Ś
     GeneSiC Semiconductor Inc.
     43670 Trade Center Place Ste. 155
     Dulles, VA 20166
     COPYRIGHT (C) 2014 GeneSiC Semiconductor Inc.
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GA50JT12 NPN
+ IS
           5.00E-47
+ ISE
           1.26E-28
+ EG
           3.23
+ BF
           91
+ BR
           0.55
           9000
+ IKF
+ NF
           1
           2
+ NE
+ RB
          0.95
+ IRB
           0.005
+ RBM
           0.073
          0.005
+ RE
+ RC
           0.014
+ CJC
          2.398E-9
           2.8346
+ VJC
+ MJC
           0.4846
          6.026E-09
+ CJE
           3.1791
+ VJE
          0.5295
+ MJE
+ XTI
           3
           -1.5
+ XTB
           9.00E-3
+ TRC1
           1200
+ VCEO
+ ICRATING 50
+ MFG
       GeneSiC Semiconductor
```

* End of GA50JT12 SPICE Model