

# **Die Datasheet**

# GA50JT06-CAL

=

=

=

=

600 V

25 mΩ

100 A

105

## Normally – OFF Silicon Carbide Junction Transistor

### Features

- 250°C maximum operating temperature
- Gate Oxide Free SiC switch
- Exceptional Safe Operating Area
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low Output Capacitance
- Positive Temperature Co-efficient of R<sub>DS,ON</sub>
- Suitable for connecting an anti-parallel diode

### **Advantages**

- · Compatible with Si MOSFET/IGBT gate-drivers
- > 20 µs Short-Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal Distortion
- High Amplifier Bandwidth





### Applications

• Down Hole Oil Drilling, Geothermal Instrumentation

 $V_{\text{DS}}$ 

R<sub>DS(ON)</sub>

 $I_D$  (Tc = 25°C)

h<sub>FE (Tc = 25°C)</sub>

- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

## **Electrical Specifications**

### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Values	Unit
Drain – Source Voltage	V <sub>DS</sub>	$V_{GS} = 0 V$	600	V
Continuous Drain Current	ID	T <sub>VJ</sub> < 250 °C	50	Α
Gate Peak Current	I <sub>GM</sub>		10	А
Turn-Off Safe Operating Area	RBSOA	$T_{VJ}$ = 250 °C, I <sub>G</sub> = 1 A, Clamped Inductive Load	I <sub>D,max</sub> = 50 @ V <sub>DS</sub> ≤ V <sub>DSmax</sub>	А
Short Circuit Safe Operating Area	SCSOA	$T_{VJ}$ = 250 °C, $I_G$ = 1 A, $V_{DS}$ = 400 V, Non Repetitive	20	μs
Reverse Gate – Source Voltage	V <sub>GS</sub>		30	V
Reverse Drain – Source Voltage	V <sub>DS</sub>		25	V
Operating and Storage Temperature	T <sub>j</sub> , T <sub>stg</sub>		-55 to 250	S

#### **Electrical Characteristics**

Parameter	Symbol	Conditions	Values		11	
		Conditions	min.	typ.	max.	Unit
On Characteristics						
Drain – Source On Resistance	R <sub>DS(ON)</sub>	$\begin{array}{l} I_{D}=50 \text{ A}, \ I_{G}=1000 \text{ mA}, \ T_{J}=25 \ ^{\circ}\text{C} \\ I_{D}=50 \text{ A}, \ I_{G}=1000 \text{ mA}, \ T_{J}=125 \ ^{\circ}\text{C} \\ I_{D}=50 \text{ A}, \ I_{G}=2000 \text{ mA}, \ T_{J}=175 \ ^{\circ}\text{C} \\ I_{D}=50 \text{ A}, \ I_{G}=2000 \text{ mA}, \ T_{J}=250 \ ^{\circ}\text{C} \end{array}$		25 39 43 62		mΩ
Gate Forward Voltage	$V_{\text{GS}(\text{FWD})}$	I <sub>G</sub> = 1000 mA, T <sub>j</sub> = 25 °C I <sub>G</sub> = 1000 mA, T <sub>j</sub> = 250 °C		2.9 2.6		V
DC Current Gain	β	$\begin{array}{l} V_{DS} = 5 \mbox{ V, } I_D = 50 \mbox{ A, } T_j = 25 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 50 \mbox{ A, } T_j = 125 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 50 \mbox{ A, } T_j = 175 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 50 \mbox{ A, } T_j = 250 \mbox{ °C} \end{array}$		105 77 71 69		
Off Characteristics						
Drain Leakage Current	I <sub>DSS</sub>	V <sub>R</sub> = 600 V, V <sub>GS</sub> = 0 V, T <sub>j</sub> = 25 °C V <sub>R</sub> = 600 V, V <sub>GS</sub> = 0 V, T <sub>j</sub> = 250 °C		10 100		μA
Gate – Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = -20 V, T <sub>j</sub> = 25 °C		20		nA
Capacitance Characteristics						
Input Capacitance	C <sub>iss</sub>	$V_{GS}$ = 0 V, $V_{D}$ = 100 V, f = 1 MHz		6440		pF
Reverse Transfer/Output Capacitance	C <sub>rss</sub> /C <sub>oss</sub>	V <sub>D</sub> = 100 V, f = 1 MHz		420		pF

### 

## **Die Datasheet**

## GA50JT06-CAL







Figure 3: Typical Output Characteristics at 175 °C



















Figure 8: Capacitance Characteristics



### **Gate Drive Theory of Operation**

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 9.



Figure 9: Idealized Gate Current Waveform

### Gate Currents, IG,pk/-IG,pk and Voltages during Turn-On and Turn-Off

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge,  $Q_G$ , for turn-on is supplied by a burst of high gate current,  $I_{G,on}$ , until the gate-source capacitance,  $C_{GS}$ , and gate-drain capacitance,  $C_{GD}$ , are fully charged.

$$I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}$$

The  $I_{G,pon}$  pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the  $I_{G,on}$  pulse is affected by the parasitic inductances,  $L_{par}$  in the package and drive circuit. A voltage developed across the parasitic inductance in the source path,  $L_s$ , can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the  $V_{GS,ON}$  level to counter these effects.

A high negative peak current,  $-I_{G,off}$  is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with  $V_{GS} = 0$  V, a negative gate voltage  $V_{GS}$  may be used in order to speed up the turn-off transition.

#### **Steady On-State**

After the device is turned on,  $I_G$  may be advantageously lowered to  $I_{G,steady}$  for reducing unnecessary gate drive losses. The  $I_{G,steady}$  is determined by noting the DC current gain,  $h_{FE}$ , of the device

The desired  $I_{G,steady}$  is determined by the peak device junction temperature  $T_J$  during operation, drain current  $I_D$ , DC current gain  $h_{FE}$ , and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5$$



## Mechanical Specifications

### **Mechanical Parameters**

Raster Size	4 35 x 4 35	mm <sup>2</sup>	171 x 171	mil <sup>2</sup>		
Area total / active	18.92/16.56	mm <sup>2</sup>	29330/25677	mil <sup>2</sup>		
Thickness	360	μm	14	mil		
Wafer Size	100	mm	3937	mil		
Flat Position	0	deg	0	deg		
Passivation frontside		Polyimide				
Pad Metal (Anode)		4000 nm Al				
Backside Metal (Cathode)	400	400 nm Ni + 200 nm Au -system				
Die Bond	Elect	Electrically conductive glue or solder				
Wire Bond		Al ≤ 10 mil (Source) Al ≤ 3 mil (Gate)				
Reject ink dot size		Φ ≥ 0.3 mm				
	Store in	Store in original container, in dry nitrogen,				
Recommended storage environment	< 6 months	< 6 months at an ambient temperature of 23 °C				

### Chip Dimensions:



		mm	mil
DIE	А	4.35	171
	В	4.35	171
SOURCE WIREBONDABLE	С	3.30	130
	D	1.75	69
	E	0.24	9
GATE WIREBONDABLE	F	0.46	18
	G	0.57	22



Revision History				
Date	Revision	Comments	Supersedes	
2014/08/26	2	Updated Electrical Characteristics		
2014/03/03	1	Updated Electrical Characteristics		
2013/12/04	0	Initial release		

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



### **SPICE Model Parameters**

This is a secure document. Please copy this code from the SPICE model PDF file on our website (<u>http://www.genesicsemi.com/images/hit\_sic/baredie/sjt/GA50JT06-CAL\_SPICE.pdf</u>) into LTSPICE (version 4) software for simulation of the GA50JT06-CAL.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
*
                                  $
     $Revision: 1.1
*
                                  $
     $Date: 03-Mar-2014
*
     GeneSiC Semiconductor Inc.
*
     43670 Trade Center Place Ste. 155
*
     Dulles, VA 20166
*
     COPYRIGHT (C) 2013 GeneSiC Semiconductor Inc.
*
*
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GA50JT06 NPN
+ IS
           5.00E-47
+ ISE
           1.26E-28
+ EG
           3.23
+ BF
           106
          0.55
+ BR
          9000
+ IKF
+ NF
           1
+ NE
           2
          0.26
+ RB
+ RE
          0.01
+ RC
          0.013
           2.3989E-9
+ CJC
           2.8346223
+ VJC
           0.4846
+ MJC
+ CJE
           6.026E-09
+ VJE
           3.17915435
           0.52951635
+ MJE
+ XTI
           3
+ XTB
           -1.2
+ TRC1
           7.00E-3
           600
+ VCEO
+ ICRATING 50
+ MFG
           GeneSiC Semiconductor
* End of GA50JT06-CAL SPICE Model
```