

# Low Power 14-Bit, 15 Bit & 16-Bit Sampling Analog-to-Digital Converters

## DAS1157/DAS1158/DAS1159

#### **FEATURES**

Complete with High Accuracy Sample/Hold and A/D Converter

Low Power Consumption: 650mW max, V<sub>8</sub> = ±15V

Rated Performance: -25°C to +85°C

Low Nonlinearity (DAS1158 and DAS1159)

Differential: ±0.0015% FSR max Integral: ±0.003% FSR max Differential T.C.: ±1ppm/°C max High Throughput Rate: 18kHz min

Byte-Selectable Tri-State Buffered Outputs

Internal Gain & Offset Potentiometers Improved Second Source to A/D/A/M-834 and

A/DXA/M-835/Modules

APPLICATIONS

Seismic Data Acquisition

Portable Field Instrumentation

Automated Test Equipment

Process Control Data Acquisiti
Medical Instrumentation


#### GENERAL DESCRIPTION

The DAS1157/DAS1158/DAS1159 are 14-/15-/16-bit sampling analog-to-digital converters. They are ideally suited for use in portable and remote data acquisition equipment where low power consumption (650mW maximum) and wide temperature range (-25°C to +85°C rated performance) are required.

DAS1157/DAS1158/DAS1159 provide guaranteed high accuracy and high stability system performance essential to medical, analytical and process control equipment: differential nonlinearity of  $\pm 0.0015\%$  max and integral nonlinearity of  $\pm 0.003\%$  max (DAS1158 and DAS1159); no missing codes guaranteed; gain T.C. of  $\pm 8\text{ppm/}^{\circ}\text{C}$  max, zero T.C. of  $\pm 80\mu\text{V/}^{\circ}\text{C}$  max and differential nonlinearity T.C. of  $\pm 1\text{ppm/}^{\circ}\text{C}$  max.

The wide dynamic range will enhance the performance of critical measurements in gas and liquid chromatography, blood analyzers, distributed data acquisition in factory automation and power generating equipment, and in automatic test equipment.

#### **FUNCTIONAL BLOCK DIAGRAM**



The DAS1157/DAS1158/DAS1159 make use of Analog Devices' proprietary CMOS technology to achieve low power operation, while utilizing the latest integrated circuit and thin-film/cossponents to achieve the highest level of performance and reliability.

As shown in Figure 1, each device contains a precision sample/hold amplifier, high accuracy 14-/15-/16-bit analog-to-digital converter, precision reference, CMOS tri-state output buffers (for direct 8-bit or 16-bit bus interface), user accessible gain and offset adjust potentiometers, and power supply bypass capacitors, all in a compact low profile 2"×4"×0.375" metal case package. No additional components are required for operation.

# DAS1157/DAS1158/DAS1159—SPECIFICATIONS

(typical @ +25°C,  $V_S = \pm 15$ V,  $V_D = +5$ V unless otherwise specified)

MODEL	DAS1157	DAS1158	DAS1159	<b>OUTLINE DIMENSIONS</b>
RESOLUTION	14 Bits	15 Bits	16 Bits	
DYNAMIC PERFORMANCE				Dimensions shown in inches and (mm).
Throughput Rate	18kHz min		*	
Conversion Time	SOus max			MONICONDUCTIVE LABEL
5-H Acquisition Time	5µs max			MONETONE CARET
5-H Acquisition time	250ns	1.	1.	
5 H Aperture Delay	Ins	1.		( O O)
S H Aperture Uncertainty		1"	1.	COS DIL POL
Feedthrough Rejection	-90dB min	1*		MALE MARD BRASS MONCONDUCTIVE HEADER 1 9 25 18 41 Min
Droop Rate	0.05μV/μs, 0.1μV/μs max			GOLD PLATED IMIL G-462041
Dielectric Absorption Error	± 0.005% of Input Voltage Change			3 900 (94 6)
				# 03 (182 4) MAX
ACCURACY	±0.005% FSR3 max			1 7 (1) 4
Integral Nonlinearity2		±0.003% FSR 1 max	1 **	METAL CASE
Differential Nonlinearity	± 0.003% FSR 1 max	± 0.0015% FSR 1 max	••	CHARLES HOLD THE STREET OF THE
No Missing Codes	Guaranteed			φ. εν Δ Δ · · · · · · · · · · · · · ·
z 3or Noise (S/H plus A/D)	0.0022% p-p (75µV rms)		*	O DIG GAM THE TOTAL THE OF THE OF
± 3\sigma Noise (A/D)	0.0015% p-p (50µV rms)			
				Q ES TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
TABILITY				S as S would see out of see
Differential Nonlinearity T.C.	±2ppm/°C max	± lppm/°C max	**	SM OUT O
Gain T.C.	= 8ppm√C max			\$ 57
Zero T.C.	= 30 µ V/°C typ, = 80 µ V/°C max			N ENABLE &
Conversion Time T.C.	±0.05%°C	*		9 818
Power Supply Sensitivity	±0.001% FSR 1/% Ve			METAL CASE
Warm-Up Time	Less than I Minute			8 at a (188 8 )
	Section 1 millions			TOP VIEW
NALOG INPUT				"FOR MODEL GASTIST - BIT 14 ILSB!
Voltage Range				*FOR NOOEL GAS1157 - BIT 14 ILSE: -*FOR MODEL GAS1156 - BIT 16 ILSE: -*FOR MODEL GAS1156 - BIT 16 ILSE:
Bipolar	±5V, ±10V			Lott and to Contact the contact
Unipolar <sup>4</sup>	0to +5V.0to +10V			
	2.5kN	1.		
			1	ASSEMBLY INSTRUCTIONS
	Sk(l)	1"	1.	
\ / \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	10kn	1.		CAUTION: This module is not an embedded sssembly and is
3 H Input Impedance	100AΩ  5p F	1		not hermetically assled. Do not subject to a solvent or water-wash
DIGITALINPUTS				process that would allow direct contact with free liquids or
	Dodring Bules Non Ede Trimond	_ \		vapors. Entrapment of contaminants may occur, causing
A/D Trigger <sup>5</sup>	Postive Pulse, Neg. Edge Triggered		17	performance degradation and permanent damage. Install after
Logic Levels	5V CMOS Comparible	1. /	11 1	any clean/wash process and then only spot clean by hand.
S/H Control	SAMPLE = Logic 1, TVL Compatible	g- \ \	<i> -</i>	
Low Enable, High Enable <sup>6</sup>	ENABLE = Logic 0, CM DS/TTL Compatible	#-	y - /	
DIGITAL OUTPUTS				
		1 / / /		1 ~ 7 ~
Paraliel Data Outputs		1 / / /		
Unipolar	Binary	1' / / /	See Note 7	
Bipolar	Offset Binary, 2's Complement	$\sim$ / /	See Note 7	
Output Drive	2TTL Loads	· / /	1 1	
End of Conversion	Logic "1" During Conversion	· /	1	
Output Drive	2TTL Loads	I. L		
				111 11
NTERNAL REFERENCE VOLTAGE	+ 10V, ± 0.3%	•	1.	
External Load Current (Rated Performance)	2mA max			
OWER REQUIREMENTS			_	<u> </u>
	1000 300 000 000			
Rated Voltages	$\pm 15V(\pm 3\%), +5V(\pm 5\%)$	I.	1 *	*
Operating Voltages <sup>8,9</sup>	$\pm 12V$ to $\pm 17V$ , $+ 4.75V$ to $+ 5.25V$	1.		$\searrow$ 1 L
Supply Current Drain = 15V	±15mA	•		1
+5V	10mA	*	*	
Total Power Consumption, Vs = ± 15V	500mW typ, 650mW max			
				_
EMPERATURE RANGE		1		
Rated Performance	-25°C to +85°C			
Operating	- 25°C to + 85°C	•		
Storage	- 40°C to + 100°C	•		
Relative Humidity	Meets MIL-STD-202E, Method 103B			
Shielding	Electrostatic (RFI) 6 Sides			
omerania.				
	Electromagnetic (EM1) 5 Sides			
IZE	2" × 4" × 0.375" Metal Package	*		
		L		
OTES				

Measured in hold mode, inpot 20V pk-pk to 10kHz.

"Worst-case summation of 5/H and A/D nonlinearity errors."

FSR means Full Scale Range.

"Differential Nonlinearity in the 0 to -5V input range is specified as -20 03°4 vypose for the DAS1157, DAS1158 and DAS1159.

"When connecting the Trigger and the 5/H control terminals together, the pulse width must be long enough for the 5/H amplifier to acquire the input signal to the required accuracy (\$\summa\_{km}\$). If the AD converted enoly is used, the Trigger pulse width should be lass min (see Figure 3).

Bits 2 through 7:

DAS119 unipolar coding is provided in a modified binary format
(MSB complement) while bipolar coding is two's complement
only. The MSB must be inverted for binary and offest binary
codes.

"When the S/H section is required, - V<sub>5</sub> must be at least 5 volts
more negative than the most negative analog input voltage (example:
V<sub>1</sub> = ±12V dc, therefore, maximum analog input is +10 and
-7V).

Reconumended Power Supply: Analog Devices Model 923.

Specifications subject to change without notice.

### Applying the DAS1157/DAS1158/DAS1159

#### **OPERATION**

For operation, the only connections necessary to the DAS1157/DAS1158/DAS1159 are the ±15V and +5V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tri-state controls. Analog input and digital output programming are user selectable via external jumper connections.

Input voltage ranges are selectable via user pin programming: 0 to + 5V, 0 to + 10V,  $\pm 5\text{V}$  and  $\pm 10\text{V}$ . Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement (DAS1157 and DAS1158). DAS1159 unipolar coding is provided in a modified binary format (MSB complement) while bipolar coding is two's complement only.

#### ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range pip programming shown in Table I. When using the sample/hold amplifier in conjunction with A/D converter, apply the analog input to the S/H INPUT terminal and connect the S/H OUTPUT terminal to the appropriate A/D




Table I. Analog Input Pin Programming




Figure 2. Analog Input Block Diagram

Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feed-through rejection is provided for either single-channel or multichannel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the S/H control pulse.

#### TIMING DIAGRAM

The timing diagram for the DAS1157/DAS1158/DAS1159 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.

If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of 5µs to insure accuracy. If the sample/hold amplifier is not used, the trigger pulse needs to be 1µs (minimum) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, all internal logic is reset and the A/D conversion begins. The conversion process can be retriggered at any time, including during conversion.

With this negative edge of the trigger pulse, the MSB is set high with the remaining digital outputs set to logic low state, and the end of conversion is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched high at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14-1/15-16-bit conversion taking 50ps maximum. At this time, the end of conversion line goes low signifying that the conversion is complete. For microprocessor bus applications, the digital output can now be applied to the data bus by enabling the tri-state buffers. For maximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.




Figure 3. DAS1157/DAS1158/DAS1159 Timing Diagram

77

# DAS1157/DAS1158/DAS1159

#### GAIN AND OFFSET ADJUSTMENT

The DAS1157/DAS1158/DAS1159 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Offset calibration is not affected by changes in gain calibration, and should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within  $\pm 1/10$ LSB of the desired value at any point within its range.

#### OFFSET CALIBRATION

For a 0 to + 10V unipolar range, set the input voltage precisely to +305µV for the DAS1157, +153µV for the DAS1158 and +76uV for the DAS1159. For a 0 to +5V unipolar range, set the input to + 183 µV for the DAS1157, +76 µV for the DAS1158 and #38µV for the DAS1159. Then adjust the zero potentiometer until the converter is just on the verge of switching from .....000 to 000.......001 (DAS1157/DAS1158) or from ....000 to 100. .....001 (DAS/159). the ±5V pipolar range, set the input voltage pre + 305 µV for the DAS1457, + 153 µV for the DAS1158 and +76µV for the DAS1159. For a \$\pm\$10V hipolar input voltage precisely to +610µV for the DAS 157 for the DAS1158 and +153µV for the DAS1159. zero potentiometer until the offset binary coded units ar on the verge of switching from 000......000 to 000......001 and the two's complement coded units are just on the verge of switching from 100......000 to 100......001.

#### GAIN CALIBRATION

Set the input voltage precisely to +9.99909V (DAS1157)/ +9.99954V (DAS1158)/+9.99977V (DAS1159) for the 0 to +10V units, +4.99954V (DAS1157)/+4.99977V (DAS1158)/ +4.99989V (DAS1159) for 0 to +5V units, +9.99817V (DAS1157)/+9.99909V (DAS1158)/+9.99954V (DAS1159) for ±10V units, or +4.99909V (DAS1157)/+4.99954V (DAS1158)/ +4.99977V (DAS1159) for ±5V units. Note that these values are 1 1/2LSBs less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11.....10 to 11.....11 or modified binary and two's complement coded units are just on the verge of switching from 011.....10 to 011.....11.

### DAS1157/DAS1158/DAS1159 INPUT/OUTPUT RELATIONSHIPS

The DAS1157/DAS1158 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while (MSB) is used to obtain two's complement coding. The DAS1159 produces a modified binary coded output when configured as a unipolar device. Configured as a bipolar device it can only produce two's complement output codes. The DAS1159 uses MSB to obtain the modified binary and two's complement output codes; the DAS1159 does not have an MSB output. Table II shows the DAS1157/DAS1158/DAS1159 unipolar analog input/digital output relationships. Table III shows the DAS1157/DAS1158/DAS1159 bipolar analog input/digital output relationships.

# Input Voltage - Output Code Relationships Unipolar Input Voltages

Analog Input		Digital Output	
0 to +5V Range	0 to + 10V Range	151 S. 151	
DA\$1157 +4.99969V +0.00000V	+ 9.99939V + 0.00000V	Binary Code 11 1111 1111 1111 00 0000 0000 0000	
DAS1158 +4.99985V +0.00000V	+ 9.99969V + 0.00000V	Binary Code 111 1111 1111 1111 000 0000 0000 0000	
DAS1159 +4.99992V +0.00000V	+ 9.99985V + 0.00000V	Modified Binary Code 0111 1111 1111 1111 1000 0000 0000 000	

Table II. Unipolar Input-Output Relationships

	Bi	polar Input Voltages					
Analog Input		Digita	Digital Output				
± 5V Range	± 10V Range	Offset Binary Code	Two's Complement Code				
DAS1157 + 4.99939V + 0.00000V - 5.00000V	+ 9.99878V + 0.00000V 10.00000V	11 1111 1111 1111 10 0000 0000 0000 00 0000 0000 0000	01 1111 1111 1111 00 0000 0000 0000 10 0000 0000 0000				
DASN 58 4.99969V +0.00000V -5.00000V DAS1 759	9.99939V +0.00000V -10.00000V	111 1111 1111 1111 100 0000 0000 0000 000 0000 0000 0000	011 1111 1111 1111 000 0000 0000 0000 100 0000 0000 0000				
+ 4.99985V + 0.00000V 5.00000V	+9.99969V +0.00000V -10.00000V	Input-Output Rela	011 +111 1111 1111 0000 0000 0000 000 0000 1000 0000 0000 0000				
	TE DIGITAL						

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

#### POWER SUPPLY AND GROUNDING CONNECTIONS

No power supply decoupling is required since the DAS1157/ DAS1158/DAS1159 contain high quality tantalum capacitors on each of the power supply inputs to ground.

The analog and digital grounds are internally connected in the DAS1157/DAS1158/DAS1159. But in many applications, an external connection between the digital ground pin and analog ground pin is advisable for optimum performance.




Figure 4. Typical Ground Layout for DAS1157/DAS1158/ DAS1159