

MOS INTEGRATED CIRCUIT

μ PD78361A, 78362A

16/8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

 μ PD78362A is provided with a high-speed, high-performance CPU and powerful operation functions. Unlike the existing μ PD78328, μ PD78362A is also provided with a high-resolution PWM signal output function which substantially contributes to improving the performance of the inverter control.

A PROM model, μ PD78P364A, is also available.

Detailed functions, etc. are described in the following user's manual. Be sure to read the manual to design systems.

 μ PD78362A User's Manual Hardware : U10745E μ PD78356 User's Manual Instruction : U12117E

FEATURES

- Internal 16-bit architecture, external 8-bit data bus
- · High-speed processing by pipeline control method and high-speed operating clock
 - · Minimum instruction execution time: 125 ns (internal clock: at 16 MHz, external clock: 8MHz)
- Real-time pulse unit for inverter control
- 10-bit resolution A/D converter: 8 channels
- 8-/9-/10-/12-bit resolution variable PWM signal output function: 2 channels
- Powerful serial interface: 2 channels
- Internal memory: ROM 32K bytes (μPD78361A)

24K bytes (μPD78362A)

RAM 2K bytes (μ PD78361A)

768 bytes (μ PD78362A)

APPLICATION EXAMPLES

- Inverter air conditioner
- Factory automation fields, such as industrial robots and machine tools.

ORDERING INFORMATION

Part Number	Package	Internal ROM	
μPD78361ACW-×××	64-pin plastic shrink DIP (750 mil)	Mask ROM	_
μ PD78362ACW- $\times\times$	64-pin plastic shrink DIP (750 mil)	Mask ROM	


Remark xxx indicates a ROM code suffix.

Unless otherwise specified, the μ PD78362A is treated as the representative model throughout this document.

The information in this document is subject to change without notice.




78K/III Series Product Development



PIN CONFIGURATION (TOP VIEW)

• 64-pin plastic shrink DIP (750 mil) μ PD78361ACW- $\times\times$, 78362ACW- $\times\times$



Remark xxx indicates a ROM code suffix.



P00-P07	: Port0	ANI0-ANI7	: Analog Input
P20-P25	: Port2	TxD	: Transmit Data
P30-P34	: Port3	RxD	: Receive Data
P40-P47	: Port4	SI	: Serial Input
P50-P57	: Port5	SO	: Serial Output
P70-P77	: Port7	SB0, SB1	: Serial Bus
P80-P85	: Port8	SCK	: Serial Clock

P90-P92 : Port9 PWM0, PWM1 : Pulse Width Modulation Output

RTP0-RTP3 : Real-time Port MODE : Mode RESET : Nonmaskable Interrupt : Reset NMI INTP0-INTP4 : Interrupt From Peripherals X1, X2 : Crystal TO00-TO05, TO40 : Timer Output AV_{DD} : Analog VDD ΤI : Timer Input AVss : Analog Vss

TIUD : Timer Input Up Down Counter AVREF : Analog Reference Voltage

TCUD : Timer Control Up Down Counter VDD : Power Supply

TCLRUD : Timer Clear Up Down Counter Vss : Ground



FUNCTIONAL OUTLINE


Item		μPD78361A μPD78362A			
Minimum instruction execution time		125 ns (internal clock: 16 MHz, external clock: 8 MHz)			
Internal memory	ROM	32K bytes	24K bytes		
	RAM	2K bytes	768 bytes		
Memory space		64K bytes			
General-purpose re	gisters	8 bits × 16 × 8 banks			
Number of basic ins	structions	115			
Instruction set		 16-bit transfer/operation Multiplication/division (16 bits × 16 bits, 32 bits ÷ 16 bits) Bit manipulation String Sum-of-products operation (16 bits × 16 bits + 32 bits) Relative operation 			
I/O lines	Input	14 (of which 8 are shared with analog inp	ut)		
	I/O	38			
Real-time pulse unit		 16-bit timer × 1 10-bit dead time timer × 3 16-bit compare register × 4 2 kinds of output mode can be selected Mode 0, set-reset output: 6 channels Mode 1, buffer output: 6 channels • 16-bit timer × 1 16-bit compare register × 1 16-bit capture register × 1 16-bit capture/compare register × 1 • 16-bit timer × 1 16-bit capture register × 2 16-bit capture/compare register × 1 • 16-bit capture/compare register × 1 • 16-bit capture/compare register × 1 • 16-bit capture/compare register × 2 16-bit compare register × 2 16-bit resolution PWM output: 1 channel 			
Real-time output po	rt	Pulse outputs associated with real-time pulse unit: 4 lines			
PWM unit		8-/9-/10-/12-bit resolution variable PWM output: 2 channels			
A/D converter		10-bit resolution, 8 channels			
Serial interface		Dedicated baud rate generator UART: 1 channel Clocked serial interface/SBI: 1 channel			
Interrupt function		 External: 6, internal: 14 (of which 2 are multiplexed with external) 4 priority levels can be specified through software 3 types of interrupt service modes selectable (vectored interrupt, macro service, and context switching) 			
Package		64-pin plastic shrink DIP (750 mil)			
Others		Watchdog timer Standby function (HALT and STOP modes) PLL control circuit			



DIFFERENCES BETWEEN $\mu \mathrm{PD78362A}$ and $\mu \mathrm{PD78366A}$

Item	Product name	μPD78362A	μPD78366A
ROM		24K bytes	32K bytes
Internal ROM	RAM	786 bytes	2K bytes
I/O lines	Input	14 (of which 8 are multiplexed with analog input)	
I/O lines	I/O	38	49
Serial Interface		Dedicated baud rate generator UART: 1 channel Clocked serial interface/SBI: 1 channel	Dedicated baud rate generator UART (with pin selection function): 1 channel Clocked serial interface/SBI: 1 channel
External expans	sion function	None	Provided
ROM-less mode	e	None	Provided
MODE setting		Always set as follows: MODE = L	 In ordinary operation mode: MODE0, 1 = LL In ROM-less mode: MODE0, 1 = HH
Package		64-pin plastic shrink DIP (750 mil)	80-pin plastic QFP (14 × 20 mm)

BLOCK DIAGRAM



Remark Internal ROM and RAM capacities differ depending on the product.



TABLE OF CONTENTS

1.	PIN I	FUNCTIONS	. 10
	1.1	PORT PINS	. 10
	1.2	PINS OTHER THAN PORT PINS	
	1.3	PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS	. 12
2.	CPU	ARCHITECTURE	
	2.1	MEMORY SPACE	
	2.2	DATA MEMORY ADDRESSING	
	2.3	PROCESSOR REGISTERS	
		2.3.1 Control Registers	
		2.3.2 General-Purpose Registers	
		2.3.3 Special Function Registers (SFR)	20
3.	FUN	CTIONAL BLOCKS	
	3.1	EXECUTION UNIT (EXU)	
	3.2	BUS CONTROL UNIT (BCU)	
	3.3	ROM/RAM	
	3.4	PORT FUNCTIONS	
	3.5	CLOCK GENERATOR CIRCUIT	
	3.6	REAL-TIME PULSE UNIT (RPU)	
	3.7	REAL-TIME OUTPUT PORT (RTP)	
	3.8	A/D CONVERTER	
	3.9	SERIAL INTERFACE	
	3.10	PWM UNIT	
	3.11	WATCHDOG TIMER (WDT)	. 42
4.	INTE	RRUPT FUNCTIONS	
	4.1	OUTLINE	
	4.2	MACRO SERVICE	
	4.3	CONTEXT SWITCHING	
		4.3.1 Context Switching Function by Interrupt Request	
		4.3.2 Context Switching Function by BRKCS Instruction	
		4.3.3 Restoration from Context Switching	. 48
5.	STA	NDBY FUNCTIONS	. 49
6.	RES	ET FUNCTION	. 50
7.	INST	RUCTION SET	. 51
8.	EXA	MPLE OF SYSTEM CONFIGURATION	. 65
9.	ELE	CTRICAL SPECIFICATIONS	. 66
10	PAC	KAGE DRAWING	75

11. RECOMMENDED SOLDERING CONDITIONS	. 76
APPENDIX A. DIFFERENCES BETWEEN μ PD78362A AND μ PD78328	. 77
APPENDIX B. TOOLS	. 78
B.1 DEVELOPMENT TOOLS	. 78
B.2 EMBEDDED SOFTWARE	. 83



1. PIN FUNCTIONS

1.1 PORT PINS

Pin name	I/O	Function	Shared by:	
P00-P03		Port 0.	RTP0-RTP3	
P04		8-bit I/O port.	PWM0	
P05	I/O	Can be set in input or output mode in 1-bit units.	TCUD/PWM1	
P06			TIUD/TO40	
P07			TCLRUD	
P20		Port 2.	NMI	
P21		6-bit input port.	INTP0	
P22	Input		INTP1	
P23	iliput		INTP2	
P24			INTP3/TI	
P25			INTP4	
P30		Port 3.	TxD	
P31	I/O	5-bit I/O port.	RxD	
P32		I/O	Can be set in input or output mode in 1-bit units.	SO/SB0
P33				SI/SB1
P34			SCK	
P40-P47	I/O	Port 4. 8-bit I/O Port. Can be set in input or output mode in 8-bit units.	-	
P50-P57	I/O	Port 5. 8-bit I/O port. Can be set in input or output mode in 1-bit units.	-	
P70-P77	Input	Port 7. 8-bit input port	ANIO-ANI7	
P80-P85	I/O	Port 8. 6-bit I/O port. Can be set in input or output mode in 1-bit units.	TO00-TO05	
P90-P92	I/O	Port 9. 3-bit I/O port. Can be set in input or output mode in 1-bit units.	-	

10



1.2 PINS OTHER THAN PORT PINS

Pin name	I/O	Function	Shared by:
RTP0-RTP3	Output	Real-time output port that outputs pulses in synchronization with trigger signal from real-time pulse unit.	P00-P03
NMI		Non-maskable interrupt request input.	P20
INTP0		External interrupt request input.	P21
INTP1	Innut		P22
INTP2	Input		P23
INTP3			P24/TI
INTP4			P25
TI		External count clock input to timer 1.	P24/INTP3
TCUD	Input	Count operation selection control signal input to up/down counter (timer 4).	P05/PWM1
TIUD		External count clock input to up/down counter (timer 4).	P06/TO40
TCLRUD		Clear signal input to up/down counter (timer 4).	P07
TO00-TO05	Output	Dules output from real time pules unit	P80-P85
TO40	Output	Pulse output from real-time pulse unit.	P06/TIUD
ANI0-ANI7	Input	Analog input to A/D converter.	P70-P77
TxD	Output	Serial data output of asynchronous serial interface.	P30
RxD	Input	Serial data input of asynchronous serial interface.	P31
SCK	I/O	Serial clock input/output of clocked serial interface.	P34
SI	Input	Serial data input of clocked serial interface in 3-line mode.	P33/SB1
SO	Ouput	Serial data output of clocked serial interface in 3-line mode.	P32/SB0
SB0	I/O	Coriel data involve thrut of alcohol coriel interface in CDI made	P32/SO
SB1	1/0	Serial data input/output of clocked serial interface in SBI mode.	P33/SI
PWM0	Output	DWM street and	P04
PWM1	Output	PWM signal output.	P05/TCUD
MODE	Input	Control signal input to set operation mode. Connected to Vss.	_
RESET	Input	System reset input	-
X1	Input	Crystal oscillator connecting pins for system clock. If a clock is externally	
X2	-	supplied, input it to pin X1. Leave pin X2 open.	_
AVREF	Input	A/D converter reference voltage input.	-
AV _{DD}	_	A/D converter analog power supply.	-
AVss	-	A/D converter GND.	_
V _{DD}	-	Positive power supply	-
Vss	-	GND	_



1.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS


Table 1-1 shows the I/O circuit types of the respective pins, and recommended connections of the unused pins. Figure 1-1 shows the circuits of the respective pins.

Table 1-1. Pin I/O Circuit Type and Recommended Connections of Unused Pins

Pin	I/O circuit type	Recommended connections			
P00/RTP0-P03/RTP3					
P04/PWM0		Input: Independently connect to VDD or Vss through resistor			
P05/TCUD/PWM1	5-A	Output : Open			
P06/TIUD/TO40					
P07/TCLRUD					
P20/NMI	2				
P21/INTP0					
P22/INTP1					
P23/INTP2	2-A	Connect to Vss			
P24/INTP3/TI					
P25/INTP4					
P30/TxD	5-A				
P31/RxD	5-A				
P32/SO/SB0					
P33/SI/SB1	8-A	Input: Independently connect to V _{DD} or V _{SS} through resiston			
P34/SCK		Output : Open			
P40-P47	5-A				
P50-P57	5-A				
P70/ANI0-P77/ANI7	9	Connect to Vss			
P80/TO00-P85/TO05	5-A	Input : Independently connect to V _{DD} or V _{SS} through resistor			
P90-P92	5-A	Output : Open			
MODE	1				
RESET	2				
AVREF, AVSS		Connect to Vss			
AVdd		Connect to VDD			

12

Figure 1-1. Pin I/O Circuits






2. CPU ARCHITECTURE

2.1 MEMORY SPACE

The μ PD78362A can access a memory space of 64K bytes. Figure 2-1 and 2-2 show the memory map.

Figure 2-1. Memory Map (μ PD78361A)



Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.

MODE = L FFFFH Special function register (SFR) (256 × 8) General-purpose register (128 × 8) FEFFH FF00H FE80H FEFFH Macro service control (32 × 8) FE25H Main RAM FE06H (256 × 8) FF00H Data memory FDFFH Peripheral RAM (512 × 8) Data area (768×8) FC00H FC00H FBFFH Memory space 5FFFH (64 K × 8) Program area Cannot be used 1000H 0FFFH CALLF instruction entry area (2048×8) 0800H 07FFH 6000H Program area 5FFFH 0080H 007FH CALLT instruction table area (64×8) Program memory Data memory Internal ROM 0040H (24576×8) 003FH Vector table area (64×8) 0000H 0000H

Figure 2-2. Memory Map (μ PD78362A)


Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.



2.2 DATA MEMORY ADDRESSING

The μ PD78362A is provided with many addressing modes that improve the operability of the memory and can be used with high-level languages. Especially, an area of addresses FC00H-FFFFH (F700H-FFFFH in the μ PD78361A) to which the data memory is mapped can be addressed in a mode peculiar to the functions provided in this area, including special function registers (SFR) and general-purpose registers.

Figure 2-3. Data Memory Addressing (μPD78361A)



Caution For word access (including stack oprations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.

16




Figure 2-4. Data Memory Addressing (μ PD78362A)

Caution For word access (including stack oprations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.

2.3 PROCESSOR REGISTERS

The μ PD78362A is provided with the following three types of processor registers:

- Control registers
- General-purpose registers
- Special function registers (SFRs)

2.3.1 Control Registers

(1) Program counter (PC)

This is a 16-bit register that holds an address of the instruction to be executed next.

(2) Program status word (PSW)

This 16-bit register indicates the status of the CPU as a result of instruction execution.

(3) Stack pointer (SP)

This 16-bit register indicates the first address of the stack area (LIFO) of the memory.

Figure 2-5. Configuration of Control Registers





Figure 2-6. Configuration of PSW



UF : User flag

RBS0-RBS2: Register bank select flag

S : Sign flag (MSB of execution result)

Z : Zero flag

RSS : Register set select flag
AC : Auxiliary carry flag

IE : Interrupt request enable flag

P/V : Parity/overflow flag

CY : Carry flag

General-Purpose Registers

The μPD78362A is provided with eight banks of general-purpose registers with one bank consisting of 8 words × 16 bits. Figure 2-7 shows the configuration of the general-purpose register banks. The general-purpose registers are mapped to an area of addresses FE80H-FEFFH. Each of these registers can be used as an 8bit register. In addition, two registers can be used as one 16-bit register pair (refer to Figure 2-8). These general-purpose registers facilitate complicated multitask processing.





Figure 2-7. Configuration of General-Purpose Register Banks

Figure 2-8. Processing Bits of General-Purpose Registers



2.3.3 Special Function Registers (SFR)

Special function registers (SFRs) are registers assigned special functions such as mode registers and control registers for internal peripheral hardware, and are mapped to a 256-byte address space at FF00H through FFFFH.

Table 2-1 lists the SFRs. The meanings of the symbols in this table are as follows:

Symbol Indicates the mnemonic symbol for an SFR.
This mnemonic can be coded in the operand field of an instruction.
R/W Indicates whether the SFR can be read or written.
R/W : Read/write
R : Read only
W : Write only
• Bit units for manipulation Indicates bit units in which the SFR can be manipulated. The SFRs that
can be manipulated in 16-bit units can be coded as an sfrp operand.
Specify an even address for these SFRs.
The SFRs that can be manipulated in 1-bit units can be coded as the
operand of bit manipulation instructions.
• On reset Indicates the status of the register at RESET input.

- Cautions 1. Do not access the addresses in the range FF00H-FFFH to which no special function register is allocated. If these addresses are accessed, malfunctioning may occur.
 - 2. Do not write data to the read-only registers. Otherwise, the internal circuit may not operate normally.
 - 3. When using read data as byte data, process undefined bit(s) first.
 - 4. TOUT and TXS are write-only registers. Do no read these registers.
 - 5. Bits 0, 1, and 4 of SBIC are write-only bits. When these bits are read, they are always "0".

Table 2-1. List of Special Function Registers (1/5)

Address	Special function register (SFR)	Symbol	R/W		it units f anipulati		On reset	
		, , , ,		1 bit	8 bits	16 bits		
FF00H	Port 0	P0	R/W	0	0	_		
FF02H	Port 2	P2	R	_	0	_		
FF03H	Port 3	P3		0	0	_		
FF04H	Port 4	P4	R/W	0	0	_		
FF05H	Port 5	P5		0	0	_		
FF07H	Port 7	P7	R	_	0	_		
FF08H	Port 8	P8		0	0	_		
FF09H	Port 9	P9		0	0	_		
FF10H		01100						
FF11H	Compare register 00	CM00		_	_	0		
FF12H		01404					l la da Carad	
FF13H	Compare register 01	CM01		_	_		Undefined	
FF14H		01100						
FF15H	Compare register 02	CM02	D/M	_	_			
FF16H		01100	R/W			0		
FF17H	Compare register 03	CM03		_	_			
FF18H								
FF19H	Buffer register CM00	BFCM00		_	_		<u> </u>	
FF1AH						_		
FF1BH	Buffer register CM01	BFCM01		_	_	- 0		
FF1CH	- "	5501100						
FF1DH	Buffer register CM02	BFCM02		_	_			
FF1EH			_					
FF1FH	Timer register 0	TM0	R	_	_	0	0000H	
FF20H	Port 0 mode register	PM0		0	0	_	FFH	
FF23H	Port 3 mode register	PM3		0	0	_	xxx1 1111B	
FF25H	Port 5 mode register	PM5	R/W	0	0	_	FFH	
FF28H	Port 8 mode register	PM8		0	0	_	××11 1111B	
FF29H	Port 9 mode register	PM9		0	0	_	xxxx x111B	
FF2CH	Balandan sistem	D.T.11.45					Hadata	
FF2DH	Reload register	load register DTIME		_	_		Undefined	
FF2EH	Timer unit mode register 0	TUM0	D ///	0	0	_	0011	
FF2FH	Timer unit mode register 1	TUM1	R/W	0	0	_	00H	
FF30H		01112					11. 1.6	
FF31H	Compare register 10	CM10		_	_	0	Undefined	
FF32H	The same of the same	T14:	_				000011	
FF33H	Timer register 1	TM1	R	_	_		0000H	



Table 2-1. List of Special Function Registers (2/5)

Address	Special function register (SFR)	Symbol	R/W	Bit units for manipulation			On reset
	, , ,			1 bit	8 bits	16 bits	
FF34H	Capture/compare register 20	CC20	R/W			0	
FF35H	Capture/compare register 20	0020	IN/ VV	_	_		Undefined
FF36H	Capture register 20	CT20		_	_		Ondenned
FF37H	Oupture register 20	0120	R				
FF38H	Timer register 2	TM2		_	_		0000H
FF39H	Timor register 2	11112					000011
FF3AH	Buffer register CM03	BFCM03		_	_		Underfined
FF3BH	Buildi Tegister Civico	Di Olilioo					Ondermied
FF3CH	External interrupt mode register 0	INTM0		0	0	_	
FF3DH	External interrupt mode register 1	INTM1		0	0	_	00H
FF40H	Port 0 mode control register	PMC0		0	0	_	
FF43H	Port 3 mode control register	PMC3		0	0	_	xxx0 0000B
FF44H	Pull-up resistor option register L	PUOL	R/W	0	0	_	00H
FF45H	Pull-up resistor option register H	PUOH		0	0	_	
FF48H	Port 8 mode control register	PMC8		0	0	_	××00 0000B
FF4EH	Sampling control register 0	SMPC0		0	0	_	00H
FF4FH	Sampling control register 1	SMPC1		0	0	_	
FF50H		0000					
FF51H	Capture/compare register 30	CC30		_	_		
FF52H	0	O.T.O.S					
FF53H	Capture register 30	CT30		_	_		Undefined
FF54H						_	•
FF55H	Capture register 31	CT31	R	_	_	0	
FF56H							
FF57H	Timer register 3	TM3		_	_		0000H
FF58H							
FF59H	Compare register 40	CM40		_	_		
FF5AH			R/W				Undefined
FF5BH	Compare register 41	CM41		_	_	0	
FF5CH			_				_
FF5DH	Timer register 4	TM4	R	_	_	0	0000H
FF5EH	Timer control register 4	TMC4	R/W	_	0	_	00H
FF5FH	Timer out register TOUT W		_	0	_	××01 0101B	
FF60H	Real-time output port register RTP		0	0	_	Undefined	
FF61H	Real-time output port mode register	RTPM		0	0	_	
FF62H	Port read control register	PRDC	R/W	0	0	_	00H
FF68H	A/D converter mode register	ADM		0	0	_	

Table 2-1. List of Special Function Registers (3/5)

Address	Special function register (SFR)	Symbol	R/W	Bit units for manipulation			On reset	
				1 bit	8 bits	16 bits		
FF70H	Slave buffer register 0	SBUF0		0	0	-		
FF71H	Slave buffer register 1	SBUF1		0	0	-		
FF72H	Slave buffer register 2	SBUF2		0	0	-		
FF73H	Slave buffer register 3	SBUF3 SBUF4		0	0	-		
FF74H	Slave buffer register 4			0	0	_		
FF75H	Slave buffer register 5	SBUF5		0	0	_	Undefined	
FF76H	Master buffer register 0	MBUF0		0	0	_		
FF77H	Master buffer register 1	MBUF1		0	0	_		
FF78H	Master buffer register 2	MBUF2	R/W	0	0	_		
FF79H	Master buffer register 3	MBUF3] K/VV	0	0	_		
FF7AH	Master buffer register 4	MBUF4		0	0	_		
FF7BH	Master buffer register 5	MBUF5		0	0	_		
FF7CH	Timer control register 0	TMC0		0	0	_	00Н	
FF7DH	Timer control register 1	TMC1		0	0	_		
FF7EH	Timer control register 2	TMC2		0	0	_		
FF7FH	Timer control register 3	TMC3		0	0	-		
FF80H	Clocked serial interface mode register	CSIM		0	0	-		
FF82H	Serial bus interface control register	SBIC	R/WNote	0	0	-		
FF84H	Baud rate generator control register	BRGC		0	0	-		
FF85H	Baud rate generator compare register	BRG	R/W	-	0	-	Undefined	
FF86H	Serial I/O shift register	SIO	R/W	0	0	-	Undefined	
FF88H	Asynchronous serial interface mode register	ASIM		0	0	-	80H	
FF8AH	Asynchronous serial interface status register	ASIS	R	_	0	-	00H	
FF8CH	Serial receive buffer: UART	RXB	K	-	0	-	Undefined	
FF8EH	Serial transfer shift register: UART	TXS	W	-	0	-		
FFA0H	PWM control register 0	PWMC0		0	0	-	00H	
FFA1H	PWM control register 1	PWMC1		0	0	-	UUH	
FFA2H	PWM register 0L	PWM0L	R/W	0	0	-		
FFA2H	DWM register 0	DWMO	DIAMAG				Undefined	
FFA3H	PWM register 0	PWM0		_	_	0		

Note Bits 7 and 5 : read/write
Bits 6, 3, and 2: read-only
Bits 4, 1, and 0: write-only



Table 2-1. List of Special Function Registers (4/5)

Address	Special function register (SFR)	Symbol	R/W	Bit units for manipulation			On reset	
				1 bit	8 bits	16 bits		
FFA4H	PWM register 1L	PWM1L		0	0	_		
FFA4H	DWM register 1	DWM4	R/W				Undefined	
FFA5H	PWM register 1	PWM1		_	_			
FFA8H	In-service priority register	ISPR	R	0	0	_	00H	
FFAAH	Interrupt mode control register	IMC		0	0	_	80H	
FFACH	Interrupt mask register 0L	MK0L		0	0	_	FFH	
FFACH	Interrupt mode register 0	MICO	R/W				FFFFU	
FFADH	Interrupt mask register 0	MK0		_	_	0	FFFFH	
FFADH	Interrupt mask register 0H	MK0H		0	0	_	FFH	
FFB0H	A/D conversion result register 0	ADCBO						
FFB1H	A/D conversion result register 0	ADCR0		_	_	0		
FFB1H	A/D conversion result register 0H	ADCR0H		_	0	_		
FFB2H	A/D conversion result register 4							
FFB3H	A/D conversion result register 1	ADCR1		_	_		-	
FFB3H	A/D conversion result register 1H	ADCR1H		_	0	_		
FFB4H	A/D conversion regult register 2	ADCR2		_				
FFB5H	A/D conversion result register 2	ADCR2			_			
FFB5H	A/D conversion result register 2H	ADCR2H		_	0	_		
FFB6H	A/D conversion result register 3	VDCB3		_	_			
FFB7H	A/D conversion result register 3	ult register 3 ADCR3					Undefined	
FFB7H	A/D conversion result register 3H	ADCR3H	I N	_	0	_	Jiluellileu	
FFB8H	A/D conversion result register 4	ADCR4		_				
FFB9H	A/D conversion result register 4	ADCR4				0		
FFB9H	A/D conversion result register 4H	ADCR4H		_	0	_		
FFBAH	A/D conversion result register 5	ADCR5		_	_	0		
FFBBH	AD conversion result register 5	ADCKS		_	_			
FFBBH	A/D conversion result register 5H	ADCR5H		_	0	_		
FFBCH	A/D conversion result register 6	ADCR6		_	_			
FFBDH	ADORO ADORO				_	0		
FFBDH	A/D conversion result register 6H	ADCR6H		_	0	_		
FFBEH	A/D conversion result register 7	ADCD7		_				
FFBFH	A/D conversion result register 7 ADCR7			_	_	0		
FFBFH	A/D conversion result register 7H	ADCR7H		-	0	_		
FFC0H	Standby control register	STBC ^{Note}	R/W	_	0	_	0000 ×000B	
FFC2H	Watchdog timer mode register	WDM ^{Note}	17/ 1/1	-	0	_	00H	

Note Can be written when a special instruction is executed.

Table 2-1. List of Special Function Registers (5/5)

Address	Special function register (SFR)	Symbol	R/W	Bit units for manipulation			On reset	
				1 bit	8 bits	16 bits		
FFC4H	Memory expansion mode register	MM	1M		0	-	Note	
FFC6H	Programmable wait control register	PWC			- 0		C0AAH	
FFC7H	Programmable wait control register			_		CUAAH		
FFE0H	Interrupt control register (INTOV3)	OVIC3		0	0	_		
FFE1H	Interrupt control register (INTP0/INTCC30)	PIC0		0	0	_		
FFE2H	Interrupt control register (INTP1) PIC1		0	0	-			
FFE3H	Interrupt control register (INTP2) PIC2		0	0	_			
FFE4H	Interrupt control register (INTP3/INTCC20) PIC3		0	0	_			
FFE5H	terrupt control register (INTP4) PIC4		0	0	_			
FFE6H	nterrupt control register (INTTM0) TMIC0		K/VV	0	0	-		
FFE7H	Interrupt control register (INTCM03)	CMIC03		0	0	_	43H	
FFE8H	Interrupt control register (INTCM10)	CMIC10		0	0	-	43П	
FFE9H	Interrupt control register (INTCM40)	CMIC40		0	0	_		
FFEAH	Interrupt control register (INTCM41)	CMIC41		0	0	_		
FFEBH	Interrupt control register (INTSER)	SERIC		0	0	_		
FFECH	Interrupt control register (INTSR)	SRIC		0	0	_		
FFEDH	Interrupt control register (INTST)	STIC		0	0	_		
FFEEH	Interrupt control register (INTCSI)	CSIIC		0	0	_		
FFEFH	Interrupt control register (INTAD)	ADIC		0	0	_		

Note The value of the MM register on reset differs depending on the product.

 μ PD78361A \cdots 20H

μPD78362A ···· 60H

3. FUNCTIONAL BLOCKS

3.1 EXECUTION UNIT (EXU)

EXU controls address computation, arithmetic and logical operations, and data transfer through microprogram. EXU has an internal main RAM. This RAM can be accessed by instructions faster than the peripheral RAM.

3.2 BUS CONTROL UNIT (BCU)

BCU starts necessary bus cycles according to the physical address obtained by the execution unit (EXU).If EXU does not request start of the bus cycle, an address is generated to prefetch an instruction. The prefetched op code is stored in an instruction queue.

3.3 ROM/RAM

★ Internal ROM and RAM capacities differ depending on the product.

The μ PD78361A has a 32K-byte ROM and a 1792-byte peripheral RAM.

The μ PD78362A has a 24K-byte ROM and a 512-byte peripheral RAM.

3.4 PORT FUNCTIONS

The μ PD78362A is provided with the ports shown in Figure 3-1 for various control operations.

The functions of each port are listed in Table 3-1. These ports function not only as digital ports but also as input/output lines of the internal hardware.




Figure 3-1. Port Configuration


Table 3-1. Functions of Each Port

Port	Port function	Multiplexed function
Port 0	8-bit I/O port. Can be set in input or output mode in 1-bit units.	In control mode, serves as real-time output port (RTP), or input operation control signal of real-time pulse unit (RPU) and output PWM signal.
Port 2	6-bit input port.	Inputs external interrupt and count pulse of real-time pulse unit (RPU) (fixed to the control mode).
Port 3	5-bit I/O port. Can be set in input or output in 1-bit units.	In control mode, inputs/outputs signals of serial interfaces (UART, CSI).
Port 4	8-bit I/O port. Can be set in input or output mode in 8-bit units.	_
Port 5	8-bit I/O port. Can be set in input or output mode in 1-bit units.	_
Port 7	8-bit input port.	Input analog signals to A/D converter (fixed to the control mode).
Port 8	6-bit I/O port. Can be set in input or output mode in 1-bit units.	In control mode, outputs timer of real-time pulse unit (RPU).
Port 9	3-bit I/O port. Can be set in input or output mode in 1-bit units.	_

3.5 CLOCK GENERATOR CIRCUIT

The clock generator circuit generates and controls the internal system clock (CLK) that is supplied to the CPU.

Figure 3-2. Block Diagram of Clock Generator Circuit



Remarks 1. fxx: crystal oscillation frequency

2. fx : external clock frequency

3. fclk: internal system clock frequency


By connecting an 8-MHz crystal resonator across the X1 and X2 pins, an internal system clock of up to 16 MHz (fclk) can be generated.

The system clock oscillation circuit oscillates by using the crystal resonator connected across the X1 and X2 pins. It stops oscillation in standby mode.

An external clock can also be input. To do so, input the clock signal to the X1 pin and leave the X2 pin open.

Caution Do not set STOP mode when the external clock is used.

Figure 3-3. External Circuit of System Clock Oscillator Circuit



Cautions 1. Wire the portion enclosed by dotted line in Figure 3-3 as follows to avoid adverse influences due to wiring capacity when using the system clock oscillation circuit.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal line. Make sure that the wiring is not close to lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as Vss. Do not ground the circuit to a ground pattern through which a high current flows.
- Do not extract signals from the oscillator circuit.
- 2. To input an external clock, do not connect a load such as wiring capacitance to the X2 pin.

3.6 REAL-TIME PULSE UNIT (RPU)

The real-time pulse unit (RPU) can measure pulse intervals and frequencies, and output programmable pulses (six channels of PWM control signals).

The RPU consists of five 16-bit timers (timers 0 through 4), of which one is provided with a 10-bit dead time timer, which is ideal for inverter control. In addition, a function to turn off the output by the software or an external interrupt is also provided.

Each timer has the following features:

- Timer 0 : Controls the PWM period of the TO00 through TO05 pins. In addition, operates as a general-purpose interval timer. Timer 0 has the following five operation modes:
 - · General-purpose interval timer mode
 - · PWM mode 0 (symmetrical triangular wave)
 - · PWM mode 0 (asymmetrical triangular wave)
 - · PWM mode 0 (saw-tooth wave)
 - · PWM mode 1
- Timer 1: Operates as a general-purpose interval timer.
- Timers 2 & 3: Has a programmable input sampling circuit that rejects the noise of an input signal, and a capture function.
- Timer 4: Operates as a general-purpose timer or an up-down counter. When operating as a general-purpose timer, controls the PWM cycle of the TO40 output pin. Timer 4 has the following two operation modes:
 - · General-purpose timer mode
 - · Up/down counter mode (UDC mode)

The RPU consists of the hardware shown in Table 3-2. Figures 3-4 through 3-12 show the block diagrams of the respective timers.

Table 3-2. Configuration of Real-Time Pulse Unit (RPU)

	Timer register	Register	Compare register coincidence interrupt	Capture trigger	Timer output	Timer clear
Timer 0 16-bit tim		16-bit compare register (CM00)	_			
	Timer 0 16-bit timer (TM0)	16-bit compare register (CM01)	_	_	6	INTCM03
		16-bit compare register (CM02)	_			
		16-bit compare register (CM03)	INTCM03			
Timer 1	16-bit timer (TM1)	16-bit compare register (CM10)	INTCM10	-	-	INTCM10
Timer 2	16-bit timer (TM2)	16-bit capture/compare register (CC20)	INTCC20	INITDO	_	INTCC20
		16-bit capture register (CT20)	_	INTP3		
Timer 3 16	16-bit timer (TM3)	16-bit capture/compare register (CC30)	INTCC30	INTP0		
		16-bit capture register (CT30)	_	INTP1	_	INTCC30
		16-bit capture register (CT31)	_	INTP4		
Timer 4	16-bit timer (TM4)	16-bit compare register (CM40)	INTCM40	_	1	TCLRUD
		16-bit compare register (CM41)	INTCM41		'	INTCM40

BFCM03 ► INTCM03 CM03 16 fclk fclk/2 TM0 ► INTTM0 fclk/4 fclk/8 UP = 0fclk/16 - $\overline{\mathsf{U}}/\mathsf{D}$ DOWN = 1DTIME ALVTO 16 Output off function 10 BFCM00 by external interrupt CM00 and software Underflow DTM0 s TO00 (U phase) S R TO01 $(\overline{\mathsf{U}}\ \mathsf{phase})$ BFCM01 CM01 Underflow DTM1 s TO02 (V phase) S R TO03 $(\overline{V} \text{ phase})$ BFCM02 CM02 Underflow DTM2 s TO04 (W phase) S

Figure 3-4. Block Diagram of Timer 0 (PWM mode 0 ... symmetrical triangular wave, asymmetrical triangular wave)

TM0 : Timer register ALVT0 : Bit 2 of TUM0 register CM00-CM03 : Compare registers \overline{U}/D : Bit 3 of TMC0 register

R

BFCM00-BFCM03: Buffer registers
DTIME : Reload register
DTM0-DTM2 : Dead time timers

Remark fclk: internal system clock

TO05 (W phase)

BFCM03 CM03 ► INTCM03 Clear 16 fclk fclk/2 TM0 fclk/4 fcьк/8 fcLk/16 -DTIME ALVTO 16 Output off function 10 by external interrupt BFCM00 and software CM00 Und<u>erf</u>low DTM0 S TO00 (U phase) s R TO01 (U phase) S BFCM01 CM01 Und<u>erf</u>low DTM1 s TO02 (V phase) S R TO03 $(\overline{V} \text{ phase})$ BFCM02 CM02 Underflow DTM2 s TO04 (W phase) S R TO05 (W phase)

Figure 3-5. Block Diagram of Timer 0 (PWM mode 0 ... saw-tooth wave)

TM0 : Timer register

CM00-CM03 : Compare registers

BFCM00-BFCM03: Buffer registers

DTIME : Reload register

DTM0-DTM2 : Dead time timers

ALVT0 : Bit 2 of TUM0 register

 $\textbf{Remark} \hspace{0.2cm} \textbf{fclk: internal system clock}$

MBUF0-MBUF5: Master buffer registers

SBUF0-SBUF5: Slave buffer registers

: Timer out register

TOUT

BFCM03 CM03 ► INTCM03 Clear 16 fclk fclk/2 TM0 fclk/4 fclk/8 DTIME fclk/16 16 6-bit buffer 10 6-bit buffer register register BFCM00 MBUF1 Underflow CM00 DTM0 SBUF1 MBUF0 SBUF0 MBUF3 SBUF3 MBUF2 BFCM01 SBUF2 Underflow CM01 DTM1 MBUF5 SBUF5 MBUF4 SBUF4 BFCM02 Underflow CM02 DTM2 6-bit write-only TOUT register Output off function by external interrupt and software TO00 TO02 TO04 (U phase) (V phase) (W phase) TO01 TO03 TO05 (U phase) (V phase) (W phase)

Figure 3-6. Block Diagram of Timer 0 (PWM mode 1)

TM0 : Timer register
CM00-CM03 : Compare registers
BFCM00-BFCM03: Buffer registers
DTIME : Reload register
DTM0-DTM2 : Dead time timers

Master buffer register (MBUF0) INTCM03 Compare register CM03 6 16 Slave buffer register (SBUF0) Timer register TM0 6 Clear Timer out register

Output off function by external interrupt and software

Figure 3-7. Block Diagram of Timer 0 (general-purpose interval timer mode)

Figure 3-8. Block Diagram of Timer 1

(TOUT)


TŎ02 TŎ 01 TO03

TO04

TO05

TO00

TO01



 $\begin{array}{c} \text{fclk}/2^2 \\ \text{fclk}/2^3 \\ \text{fclk}/2^5 \\ \text{fclk}/2^6 \\ \text{fclk}/2^8 \\ \text{fclk}/2^9 \\ \text{fclk}/2^{10} \\ \end{array}$ $\begin{array}{c} \text{Timer register TM2} \\ \text{16} \\ \text{Capture/compare register CC20} \\ \end{array}$ $\begin{array}{c} \text{NTP3} \bigcirc \\ \text{Fclk}/2^2 \\ \text{fclk}/2^3 \\ \text{fclk}/2^3 \\ \text{fclk}/2^4 \\ \end{array}$

Figure 3-9. Block Diagram of Timer 2


Remark fclk: internal system clock

fclk/2⁶

fclk/2⁷ fclk/2⁸

Figure 3-10. Block Diagram of Timer 3

Capture register CT20




Clear fclk fcL⊮2 fc⊾√4 Timer register fc⊾k/8 TM4 fclk/16 ► INTCM40 fcLk/32 16 ALV40 Compare register S CM40 ○ TO40 R Compare register ► INTCM41 CM41

Figure 3-11. Block Diagram of Timer 4 (General-Purpose Timer Mode)

Remark fclk: internal system clock

Figure 3-12. Block Diagram of Timer 4 (UDC Mode)




3.7 REAL-TIME OUTPUT PORT (RTP)

The real-time output port is a 4-bit port that can output the contents of the real-time output port register (RTP) in synchronization with the trigger signal from the real-time pulse unit (RPU). It can output synchronization pulses of multiple channels.

Also, PWM modulation can be applied to P00-P03.

Figure 3-13. Block Diagram of Real-Time Output Port



3.8 A/D CONVERTER

The μ PD78362A contains a high-speed, high-resolution 10-bit analog-to-digital (A/D) converter (conversion time 12.6 μ s at an internal clock frequency of 16 MHz). Successive approximation type is adopted. This converter is provided with eight analog input lines (ANI0-ANI7) and can perform various operations as the application requires, in select, scan, and mixed modes.

When A/D conversion ends, an internal interrupt (INTAD) occurs. This interrupt can start a macro service that executes automatic data transfer through hardware.




Figure 3-14. Block Diagram of A/D Converter

3.9 SERIAL INTERFACE

The μ PD78362A is provided with the following two independent serial interfaces:

- Asynchronous serial interface (UART)
- · Clocked serial interface
 - 3-line serial I/O mode
 - · Serial bus interface mode (SBI mode)

Since the μ PD78362A contains a baud rate generator (BRG), any serial transfer rate can be set regardless of the operating clock frequency. The baud rate generator is a block to generate the shift clock for the transmit/receive serial interface, and is used commonly with the two channels of the serial interfaces.

The serial transfer rate can be selected in a range of 110 bps to 38.4 Kbps by the mode register.





Figure 3-15. Block Diagram of Asynchronous Serial Interface

Internal bus 8 8 8 SBIC BSYE ACKD ACKE ACKT CMDD RELD CMDT CSIM CTXE CRXE WUP MOD2 MOD1 MOD0 CLS1 CLS0 RELT MOD1 MOD2 - CMDT SO latch SI/SB1 (O) Selector Shift register (SIO) SO/SB0 🕥 Busy/ acknow-ledge detector circuit MOD1 MOD2 MOD1 Bus release/ command/ acknowledge detector circuit Interrupt Serial clock counter signal SCK O ► INTCSI generation control circuit Baud rate generator (BRG) Selector Serial clock fclk/8 control circuit fclk/32 CLS0 CLS1

Figure 3-16. Block Diagram of Clocked Serial Interface

Figure 3-17. Block Diagram of Baud Rate Generator



3.10 PWM UNIT

The μ PD78362A is provided with two lines that output 8-/9-/10-/12-bit resolution variable PWM signals. The PWM output can be used as a digital-to-analog conversion output by connecting an external lowpass filter, and ideal for controlling actuators such as motors.

An output of between 244 Hz and 62.5 kHz can be obtaind, depending on the combination of the count clock (62.5 ns to 1 μ s) and counter bit length (8, 9, 10, or 12) (at an internal clock frequency of 16 MHz).

7 8 9 f_{CLK} Overflow fclk/2 ALVn 11 fclk/4 Counter (12) fclk/8 S 0-7 fclk/16 0-8 0-9 Coincidence R 0-11 Comparator (12) Compare register CMPn (12) PWM buffer register n (12)


Figure 3-18. Block Diagram of PWM Unit

Remark n = 0, 1

3.11 WATCHDOG TIMER (WDT)

The watchdog timer is a free running timer equipped with a non-maskable interrupt function to prevent program hang-up or deadlock. An error of the program can be seen by the occurrence of the overflow interrupt (INTWDT) of the watchdog timer.

Figure 3-19. Block Diagram of Watchdog Timer



4. INTERRUPT FUNCTIONS

4.1 OUTLINE

The μ PD78362A is provided with powerful interrupt functions that can service interrupt requests from the internal hardware peripherals and external sources. In addition, the following three interrupt service modes are available. In addition, four levels of interrupt priority can be specified.

- · Vectored interrupt service
- · Macro service
- · Context switching

Table 4-1. Interrupt Sources

Туре	Note		Interrupt source	Source unit	Vector table	Macro	Context
Туре	NOLE	Name	Trigger	Source unit	address	service	switching
Non-	-	NMI	NMI pin input	External	0002H	None	None
maskable	-	INTWDT	Watchdog timer	WDT	0004H	None	None
	0	INTOV3	Overflow of timer 3	RPU	0006H		
	1	INTP0/INTCC30	INTP0 pin input/CC30 coincidence signal	External/RPU	0008H		
	2	INTP1	INTP1 pin input	External	000AH		
	3	INTP2	INTP2 pin input	External	000CH		
	4	INTP3/INTCC20	INTP3 pin input/CC20 coincidence signal	External/RPU	000EH		
	5	INTP4	INTP4 pin input	External	0010H		
	6	INTTM0	Underflow of timer 0		0012H		
Maskable	7	INTCM03	CM03 coincidence signal		0014H		Provided
machabie	8	INTCM10	CM10 coincidence signal	RPU	0016H	Provided	Provided
	9	INTCM40	CM40 coincidence signal		0018H		
	10	INTCM41	CM41 coincidence signal		001AH		
	11	INTSER	Receive error of UART		001CH		
	12	INTSR	End of UART reception	UART	001EH		
	13	INTST	End of UART transfer		0020H		
	14	INTCSI	End of CSI transfer/reception	CSI	0022H		
	15	INTAD	End of A/D conversion	A/D	0024H		
Software	_	BRK	BRK instruction	_	003EH		None
Software	-	BRKCS	BRKCS instruction	_	_	None	Provided
Exception	-	TRAP	Illegal op code trap	_	003CH	None	None
Reset	_	RESET	Reset input		0000H		None


Note Default priority: Priority that takes precedence when two or more maskable interrupts occur at the same time. 0 is the highest priority, and 15 is the lowest.

4.2 MACRO SERVICE

The μ PD78362A has a total of five macro services. Each macro service is described below.

(1) Counter mode: EVTCNT


- Operation
 - (a) Increments or decrements an 8-bit macro service counter (MSC).
 - (b) A vectored interrupt request is generated when MSC reaches 0.



Application example: As event counter, or to measure number of times a value is captured

(2) Block transfer mode: BLKTRS

- Operation
 - (a) Transfers data block between a buffer and a SFR specified by SFR pointer (SFRP).
 - (b) The transfer source and destination can be in SFR or buffer area. The length of the transfer data can be specified to be byte or word.
 - (c) The number of times the data is to be transferred (block size) is specified by MSC.
 - (d) MSC is auto decremented by one each time the macro service has been executed.
 - (e) When MSC reaches 0, a vectored interrupt request is generated.




• Application example: To transfer/receive data through serial interface

(3) Block transfer mode (with memory pointer): BLKTRS-P

Operation

This is the block transfer mode in (2) above with a memory pointer (MEMP). The appended buffer area of MEMP can be freely set on the memory space.

Remark Each time the macro service is executed, MEMP is auto incremented (by one for byte data transfer and by two for word data transfer).




• Application example: Same as (2)

(4) Data differential mode: DTADIF

- Operation
 - (a) Calculates the difference between the contents of SFR (current value) specified by SFRP and the contents of SFR saved to the last data buffer (LDB).
 - (b) Stores the result of the calculation in a predetermined buffer area.
 - (c) Stores the contents of the current value of the SFR in LDB.
 - (d) The number of times the data is to be transferred (block size) is specified by MSC. Each time the macro service is executed, MSC is auto decremented by one.
 - (e) When MSC reaches 0, a vector interrupt request is generated.

Remark The differential calculation can be carried out only with 16-bit SFRs.



 Application example: To measure cycle and pulse width by the capture register of the real-time pulse unit (RPU)


(5) Data differential mode (with memory pointer): DTADIF-P

• Operation

This is the data differential mode in (4) above with memory pointer (MEMP). By appending MEMP, the buffer area in which the differential data is to be stored can be set freely on the memory space.

- Remarks 1. The differential calculation can be carried out only with 16-bit SFRs.
 - 2. The buffer is specified by the result of operation by MEMP and MSC^{Note}. MEMP is not updated after the data has been transferred.

Note $MEMP - (MSC \times 2) + 2$



• Application example: Same as (4)

4.3 CONTEXT SWITCHING

This function is to select a specific register bank through the hardware, and to branch execution to a vector address predetermined in the register bank. At the same time, it saves the present contents of the PC and PSW to the register bank when an interrupt occurs, or when the BRKCS instruction is executed.

4.3.1 Context Switching Function by Interrupt Request

When a context switching enable flag corresponding to each maskable interrupt request is set to 1 in the El (interrupt enable) status, the context switching function can be started.

The context switching operation by an interrupt request is performed as follows:

- (1) When an interrupt request is generated, a register bank to which the context is to be switched is specified by the contents of the lower 3 bits of the row address (even address) of the corresponding vector table.
- (2) A predetermined vector address is transferred to the PC in the register bank to which the context is to be switched, and the contents of the PC and PSW immediately before the switching takes place are saved to the register bank.
- (3) Execution branches to an address indicated by the contents of the PC newly set.




Figure 4-1. Operation of Context Switching

4.3.2 Context Switching Function by BRKCS Instruction

The context switching function can be started by the BRKCS instruction.

The operation of context switching by an interrupt request is as follows:

- (1) An 8-bit register is specified by the operand of the BRKCS instruction, and the register bank to which the context is to be switched is specified by the contents of this register (only the lower 3 bits of 8 bits are valid).
- (2) The vector address predetermined in the register bank to which the context is to be switched is transferred to the PC, and at the same time, the contents of the PC and PSW immediately before the switching takes place are saved to the register bank.
- (3) Execution branches to the contents of the PC newly set.

4.3.3 Restoration from Context Switching

To restore from the switched context, one of the following two instructions are used. Which instruction is to be executed is determined by the source that has started the context switching.

Table 4-2. Instructions to Restore from Context Switching

Restore instruction	Context switching starting source
RETCS	Occurrence of interrupt
RETCSB	Execution of BRKCS instruction

5. STANDBY FUNCTIONS

The μ PD78362A is provided with standby functions to reduce the power consumption of the system. The standby functions can be effected in the following two modes:

- HALT mode In this mode, the operating clock of the CPU is stopped. By using this mode in combination with an ordinary operation mode, the μ PD78362A operates intermittently to reduce the total power consumption of the system.
- STOP mode In this mode, the oscillator is stopped, and therefore the entire system is stopped.
 Therefore, power consumption can be minimized with only a leakage current flowing.

Each mode is set through software. Figure 5-1 shows the transition of the status in the standby modes (STOP and HALT modes).




Figure 5-1. Transition of Standby Status

6. RESET FUNCTION


When a low level is input to the RESET pin, the system is reset, and each hardware enters the initial status (reset status). When the RESET pin goes high, the reset status is released, and program execution is started. Initialize the contents of each register through program as necessary.

Especially, change the number of cycles of the programmable wait control register as necessary.

The RESET pin is equipped with a noise rejecter circuit of analog delay to prevent malfunctioning due to noise.


Caution While the RESET pin is active (low level), all the pins go into a high-impedance state (except AVREF, AVDD, AVSS, VDD, VSS, X1, and X2 pins).

Figure 6-1. Accepting Reset Signal



To effect reset on when power is applied, make sure that sufficient time elapses to stabilize the oscillation after the power is applied until the reset signal is accepted, as shown in Figure 6-2.

Figure 6-2. Reset on Power Application



7. INSTRUCTION SET

Describe an appropriate numeric value or label as immediate data. To describe a label, be sure to describe #, \$, !, [, or].

Table 7-1. Operand Representation and Description

Representation	Description
r r1 r2	R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 R0, R1, R2, R3, R4, R5, R6, R7 C, B
rp rp1 rp2	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 DE, HL, VP, UP
sfr sfrp	Special function register symbol (Refer to Table 2-1 .) Special function register symbol (register that can be manipulated in 16-bit units. Refer to Table 2-1 .)
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (More than one symbol can be described. However, RP5 can be described only for PUSH and POP instructions, and PSW can be described only for PUSHU and POPU instructions.)
mem	[DE], [HL], [DE +], [HL +], [DE -], [HL -], [VP], [UP] ; register indirect mode [DE + A], [HL + A], [DE + B], [HL + B], [VP + DE], [VP + HL] ; based indexed mode [DE + byte], [HL + byte], [VP + byte], [UP + byte], [SP + byte] ; based mode word[A], word[B], word[DE], word[HL] ; indexed mode
saddr saddrp	FE20H-FF1FH immediate data or label FE20H-FF1EH immediate data (however, bit0 = 0) or label (manipulated in 16-bit units)
\$ addr16 ! addr16 addr11 addr5	0000H-FDFFH immediate data or label; relative addressing 0000H-FDFFH immediate data or label; immediate addressing (However, up to FFFFH can be described for MOV instruction. Only FE00H-FEFFH can be described for MOVTBLW instruction.) 800H-FFFH immediate data or label 40H-7EH immediate data (however, bit0 = 0)Note or label
word byte bit n	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label 3-bit immediate data (0-7)

Note Do not access bit0 = 1 (odd address) in word units.

Remarks 1. rp and rp1 are the same in terms of register name that can be described but are different in code to be generated.

- 2. r, r1, rp, rp1, and post can be described in absolute name (R0-R15, RP0-RP7) and function name (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, and UP).
- 3. Immediate addressing can address the entire space. Relative addressing can address only a range of −128 to +127 from the first address of the next instruction.



Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Insti					s	Z	AC	P/V	CY
		r1, #byte	2	r1 ← byte					
		saddr, #byte	3	(saddr) ← byte					
		sfr ^{Note} , #byte	3	sfr ← byte					
		r, r1	2	r ← r1					
		A, r1	1	A ← r1					
		A, saddr	2	$A \leftarrow (saddr)$					
		saddr, A	2	(saddr) ← A					
		saddr, saddr	3	$(saddr) \leftarrow (saddr)$					
		A, sfr	2	A ← sfr					
		sfr, A	2	sfr ← A					
	MOV	A, mem	1-4	$A \leftarrow (mem)$					
	III O	mem, A	1-4	$(mem) \leftarrow A$					
sfer		A, [saddrp]	2	$A \leftarrow ((saddrp))$					
tran		[saddrp], A	2	$((saddrp)) \leftarrow A$					
8-bit data transfer		A, !addr16	4	A ← (addr16)					
-bit		!addri16, A	4	(addr16) ← A					
		PSWL, #byte	3	PSW∟ ← byte	х	х	х	х	х
		PSWH, #byte	3	PSW _H ← byte					
		PSWL, A	2	PSWL ← A	х	х	х	х	х
		PSWH, A	2	PSW _H ← A					
		A, PSWL	2	$A \leftarrow PSWL$					
		A, PSWH	2	A ← PSW _H					
		A, r1	1	$A \leftrightarrow r1$					
		r, r1	2	r ↔ r1					
		A, mem	2-4	$A \leftrightarrow (mem)$					
	хсн	A, saddr	2	$A \leftrightarrow (saddr)$					
		A, sfr	3	$A \leftrightarrow sfr$					
		A, [saddrp]	2	$A \leftrightarrow ((saddrp))$					
		saddr, saddr	3	$(saddr) \leftrightarrow (saddr)$					

Note When STBC or WDM is described as sfr, this instruction is treated as a dedicated instruction whose number of bytes is different from that of this instruction.

Remark For symbols in flag, refer to the table below.

Symbol	Remarks
(Blank)	No change
0	Cleared to 0
1	Set to 1
х	Set/cleared according to result
Р	P/V flag functions as parity flag
V	P/V flag operates as overflow flag
R	Value previously saved is restored

Instructions	Mnemonic	Operand	Byte	Operation			Flag	l	
Inst					S	Z	AC	P/V	CY
		rp1, #word	3	rp1 ← word					
		saddrp, #word	4	$(saddrp) \leftarrow word$					
		sfrp, #word	4	sfrp ← word					
		rp, rp1	2	rp ← rp1					
		AX, saddrp	2	$AX \leftarrow (saddrp)$					
		saddrp, AX	2	$(saddrp) \leftarrow AX$					
	MOVW	saddrp, saddrp	3	$(saddrp) \leftarrow (saddrp)$					
unsfe		AX, sfrp	2	$AX \leftarrow sfrp$					
a tra		sfrp, AX	2	$sfrp \leftarrow AX$					
16-bit data transfer		rp1, !addr16	4	rp1 ← (addr16)					
16-bi		!addr16, rp1	4	(addr16) ← rp1					
		AX, mem	2-4	$AX \leftarrow (mem)$					
		mem, AX	2-4	$(mem) \leftarrow AX$					
		AX, saddrp	2	$AX \leftrightarrow (saddrp)$					
		AX, sfrp	3	$AX \leftrightarrow sfrp$					
	XCHW	saddrp, saddrp	3	$(saddrp) \leftrightarrow (saddrp)$					
		rp, rp1	2	$rp \leftrightarrow rp1$					
		AX, mem	2-4	$AX \leftrightarrow (mem)$					
		A, #byte	2	$A, CY \leftarrow A + byte$	х	Х	х	V	х
		saddr, #byte	3	(saddr), CY \leftarrow (saddr) + byte	х	Х	х	V	х
		sfr, #byte	4	$sfr, CY \leftarrow sfr + byte$	х	Х	х	V	х
		r, r1	2	$r, CY \leftarrow r + r1$	х	Х	х	V	х
	ADD	A, saddr	2	A, CY ← A + (saddr)	х	Х	х	V	х
		A, sfr	3	$A, CY \leftarrow A + sfr$	х	Х	х	V	Х
ے		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr)$	х	Х	х	V	Х
8-bit operation		A, mem	2-4	$A, CY \leftarrow A + (mem)$	х	Х	х	V	х
t ope		mem, A	2-4	(mem), $CY \leftarrow (mem) + A$	х	Х	х	V	х
8-bi		A, #byte	2	$A, CY \leftarrow A + byte + CY$	х	Х	Х	V	х
		saddr, #byte	3	$(saddr),CY \leftarrow (saddr) + byte + CY$	х	Х	Х	V	Х
		sfr, #byte	4	$sfr, CY \leftarrow sfr + byte + CY$	х	Х	Х	V	Х
		r, r1	2	$r, CY \leftarrow r + r1 + CY$	х	Х	х	V	х
	ADDC	A, saddr	2	A, CY ← A + (saddr) + CY	х	Х	Х	V	х
		A, sfr	3	$A, CY \leftarrow A + sfr + CY$	х	Х	Х	V	Х
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr) + CY$	х	Х	Х	V	х
		A, mem	2-4	$A, CY \leftarrow A + (mem) + CY$	х	Х	Х	V	х
		mem, A	2-4	(mem), $CY \leftarrow (mem) + A + CY$	х	Х	х	V	Х



Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Insti					s	Z	AC	P/V	CY
		A, #byte	2	$A, CY \leftarrow A - byte$	х	Х	х	V	х
		saddr, #byte	3	(saddr), $CY \leftarrow (saddr) - byte$	х	х	х	V	х
		sfr, #byte	4	sfr, CY ← sfr - byte	х	Х	х	V	х
		r, r1	2	$r, CY \leftarrow r - r1$	x	Х	х	V	х
	SUB	A, saddr	2	A, CY ← A − (saddr)	х	х	х	V	х
		A, sfr	3	$A, CY \leftarrow A - sfr$	х	Х	х	V	х
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) - (saddr)$	х	х	х	V	х
		A, mem	2-4	$A, CY \leftarrow A - (mem)$	х	х	х	V	х
		mem, A	2-4	(mem), $CY \leftarrow (mem) - A$	х	Х	х	V	х
		A, #byte	2	$A, CY \leftarrow A - byte - CY$	x	Х	х	V	х
		saddr, #byte	3	(saddr), $CY \leftarrow (saddr) - byte - CY$	х	Х	х	V	х
_		sfr, #byte	4	sfr, CY ← sfr – byte – CY	х	Х	х	V	х
8-bit operation	SUBC	r, r1	2	$r, CY \leftarrow r - r1 - CY$	x	Х	х	V	х
obei		A, saddr	2	A, CY ← A − (saddr) − CY	х	Х	х	V	х
3-bit		A, sfr	3	$A, CY \leftarrow A - sfr - CY$	х	х	х	V	х
"		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) - (saddr) - CY$	x	Х	х	V	х
		A, mem	2-4	$A, CY \leftarrow A - (mem) - CY$	х	Х	х	V	х
		mem, A	2-4	(mem), $CY \leftarrow (mem) - A - CY$	х	Х	х	V	х
		A, #byte	2	$A \leftarrow A \wedge byte$	х	Х		Р	
		saddr, #byte	3	$(saddr) \leftarrow (saddr) \land byte$	х	Х		Р	
		sfr, #byte	4	$sfr \leftarrow sfr \wedge byte$	х	х		Р	
		r, r1	2	$r \leftarrow r \wedge r1$	х	х		Р	
	AND	A, saddr	2	$A \leftarrow A \wedge (saddr)$	х	Х		Р	
		A, sfr	3	$A \leftarrow A \wedge sfr$	х	х		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \land (saddr)$	х	х		Р	
		A, mem	2-4	$A \leftarrow A \land (mem)$	х	Х		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \land A$	х	Х		Р	

Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Inst					S	Z	AC	P/V	CY
		A, #byte	2	$A \leftarrow A \lor byte$	х	Х		Р	
		saddr, #byte	3	$(saddr) \leftarrow (saddr) \lor byte$	х	Х		Р	
		sfr, #byte	4	$sfr \leftarrow sfr \lor byte$	х	Х		Р	
		r, r1	2	r, ← r ∨ r1	х	Х		Р	
	OR	A, saddr	2	$A \leftarrow A \lor (saddr)$	х	Х		Р	
		A, sfr	3	$A \leftarrow A \vee sfr$	х	Х		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \vee (saddr)$	х	Х		Р	
		A, mem	2-4	$A \leftarrow A \lor (mem)$	х	Х		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \vee A$	х	Х		Р	
		A, #byte	2	$A \leftarrow A + byte$	х	Х		Р	
		saddr, #byte	3	$(saddr) \leftarrow (saddr) + byte$	х	Х		Р	
_		sfr, #byte	4	sfr ← sfr → byte	х	Х		Р	
atior		r, r1	2	$r \leftarrow r + r1$	х	Х		Р	
8-bit operation	XOR	A, saddr	2	$A \leftarrow A + (saddr)$	х	Х		Р	
-pit		A, sfr	3	$A \leftarrow A + sfr$	х	Х		Р	
∞		saddr, saddr	3	$(saddr) \leftarrow (saddr) \lor (saddr)$	х	Х		Р	
		A, mem	2-4	$A \leftarrow A \lor (mem)$	х	Х		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \ \forall A$	х	Х		Р	
		A, #byte	2	A – byte	х	Х	х	V	х
		saddr, #byte	3	(saddr) - byte	х	Х	х	V	х
		sfr, #byte	4	sfr – byte	х	Х	х	V	х
		r, r1	2	r – r1	х	Х	х	V	х
	СМР	A, saddr	2	A – (saddr)	х	Х	х	V	х
		A, sfr	3	A – sfr	х	Х	х	V	х
		saddr, saddr	3	(saddr) - (saddr)	х	Х	х	V	Х
		A, mem	2-4	A – (mem)	х	Х	х	V	Х
		mem, A	2-4	(mem) – A	х	Х	х	V	Х



Instructions	Mnemonic	Operand	Byte	Operation			Flag	l	
Inst					S	Z	AC	P/V	CY
		AX, #word	3	$AX, CY \leftarrow AX + word$	х	Х	х	V	Х
		saddrp, #word	4	$(saddrp),CY \leftarrow (saddrp) + word$	х	Х	х	V	х
		sfrp, #word	5	$sfrp, CY \leftarrow sfrp + word$	х	Х	х	V	х
	ADDW	rp, rp1	2	$rp, CY \leftarrow rp + rp1$	х	Х	х	V	х
		AX, saddrp	2	$AX, CY \leftarrow AX + (saddrp)$	х	Х	х	V	х
		AX, sfrp	3	$AX, CY \leftarrow AX + sfrp$	х	Х	х	V	х
		saddrp, saddrp	3	(saddrp), CY ← (saddrp) + (saddrp)	х	х	х	V	х
		AX, #word	3	$AX, CY \leftarrow AX - word$	х	х	х	V	х
c_		saddrp, #word	4	(saddrp), CY ← (saddrp) – word	х	Х	х	V	х
16-bit operation		sfrp, #word	5	$sfrp, CY \leftarrow sfrp - word$	х	Х	х	V	х
obe	SUBW	rp, rp1	2	$rp, CY \leftarrow rp - rp1$	х	Х	х	V	х
9-bit		AX, saddrp	2	AX, CY ← AX − (saddrp)	х	Х	х	V	х
16		AX, sfrp	3	AX, CY ← AX – sfrp	х	Х	х	V	х
		saddrp, saddrp	3	(saddrp), CY ← (saddrp) − (saddrp)	х	Х	х	V	х
		AX, #word	3	AX – word	х	Х	х	V	х
		saddrp, #word	4	(saddrp) – word	х	Х	х	V	х
		sfrp, #word	5	sfrp – word	х	Х	х	V	х
	CMPW	rp, rp1	2	rp – rp1	х	Х	х	V	х
		AX, saddrp	2	AX – (saddrp)	х	Х	х	V	х
		AX, sfrp	3	AX - sfrp	х	Х	х	V	х
		saddrp, saddrp	3	(saddrp) – (saddrp)	х	Х	х	V	х
L.	MULU	r1	2	$AX \leftarrow AX \times r1$					
Multiplication /division	DIVUW	r1	2	AX (quotient), r1 (remainder) ← AX ÷ r1					
ultipli /divi	MULUW	rp1	2	AX (higher 16 bits), rp1 (lower 16 bits) \leftarrow AX \times rp1					
	DIVUX	rp1	2	AXDE (quotient), rp1 (remainder) \leftarrow AXDE \div rp1					
Signed multipli- cation	MULW	rp1	2	AX (higher 16 bits), rp1 (lower 16 bits) ← AX × rp1					
Sum-of- products operation	MACW	n	3	$\begin{array}{l} AXDE \leftarrow (B) \times (C) + AXDE \\ B \leftarrow B + 2, C \leftarrow C + 2, n \leftarrow n - \ 1 \\ End \ if \ n = 0 \ or \ P/V = 1 \end{array}$	х	х	х	V	х
Sum-of-products operation with saturation		n	3	$\begin{array}{l} AXDE \leftarrow (B) \times (C) + AXDE \\ B \leftarrow B + 2, C \leftarrow C + 2, n \leftarrow n - 1 \\ if \ overflow \ (P/V = 1) \ then \\ AXDE \leftarrow 7FFFFFFH \\ if \ underflow \ (P/V = 1) \ then \\ AXDE \leftarrow 80000000H \\ end \ if \ n = 0 \ or \ P/V = 1 \end{array}$	х	x	x	V	х
Relative operation	SACW	[DE +], [HL +]	4	$\begin{array}{l} AX \leftarrow AX + \; (DE) - (HL) \; \\ DE \leftarrow DE + 2 \; HL \leftarrow HL + 2 \; C \leftarrow C - 1 \\ end \; if \; C = 0 \; or \; cy = 1 \end{array}$	х	х	х	V	x

Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Inst					S	Z	AC	P/V	CY
Table shift	MOVTBLW	!addr16, n	4	$(addr16 + 2) \leftarrow (addr16), n \leftarrow n-1$					
Tal		.addi 10, 11		addr16 \leftarrow addr16-2, End if n = 0					
	INC	r1	1	r1 ← r1 + 1	х	Х	х	V	
in t		saddr	2	$(saddr) \leftarrow (saddr) + 1$	х	Х	х	V	
eme	DEC	r1	1	r1 ← r1 − 1	х	Х	х	V	
decr	DEG	saddr	2	$(saddr) \leftarrow (saddr) - 1$	х	Х	х	V	
lent/	INCW	rp2	1	rp2 ← rp2 + 1					
Increment/decrement	into II	saddrp	3	$(saddrp) \leftarrow (saddrp) + 1$					
<u>د</u>	DECW	rp2	1	$rp2 \leftarrow rp2 - 1$					
	DEGN	saddrp	3	$(saddrp) \leftarrow (saddrp) - 1$					
	ROR	r1, n	2	(CY, r17 \leftarrow r10, r1m - 1 \leftarrow r1m) \times n times				Р	х
	ROL	r1, n	2	(CY, r10 \leftarrow r17, r1m + 1 \leftarrow r1m) \times n times				Р	х
	RORC	r1, n	2	$(CY \leftarrow r1_0, r1_7 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				Р	х
	ROLC	r1, n	2	(CY \leftarrow r17, r10 \leftarrow CY, r1m + 1 \leftarrow r1m) \times n times				Р	х
	SHR	r1, n	2	$(CY \leftarrow r1_0, r1_7 \ \leftarrow 0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	х	Х	0	Р	х
	SHL	r1, n	2	$(CY \leftarrow r1_7, r1_0 \ \leftarrow 0, r1_{\text{m}+1} \leftarrow r1_{\text{m}}) \times n \text{ times}$	х	Х	0	Р	х
Shift rotate	SHRW	rp1, n	2	$(CY \leftarrow rp1_0, rp1_{15} \leftarrow 0, rp1_{m-1} \leftarrow rp1_m) \times n \text{ times}$	x	х	0	Р	х
Shi	SHLW	rp1, n	2	$(CY \leftarrow rp1_{15}, rp1_0 \leftarrow 0, rp1_{m+1} \leftarrow rp1_m) \times n \text{ times}$	х	х	0	Р	х
	ROR4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{3-0},$ $(rp1)_{7-4} \leftarrow A_{3-0},$ $(rp1)_{3-0} \leftarrow (rp1)_{7-4}$					
	ROL4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{7-4},$ $(rp1)_{3-0} \leftarrow A_{3-0},$ $(rp1)_{7-4} \leftarrow (rp1)_{3-0}$					
BCD adjustment	ADJBA		- 2	Decimal Adjust Accumelator		v	v	Р	х
	ADJBS			Documal Aujust Accumentul	X	Х	Х	r 	Х
Data conversion	сутву		1	When $A_7 = 0$, $X \leftarrow A$, $A \leftarrow 00H$ When $A_7 = 1$, $X \leftarrow A$, $A \leftarrow FFH$					

Remarks 1. n of the shift rotate instruction indicates the number of times the shift rotate instruction is executed.

2. The address of the table shift instruction ranges from FE00H to FEFFH.



Instructions	Mnemonic	Operand	Byte	Operation			Flag)	
Insti					S	Z	AC	P/V	CY
		CY, saddr.bit	3	CY ← (saddr.bit)					х
		CY, sfr.bit	3	CY ← sfr.bit					х
		CY, A.bit	2	CY ← A.bit					х
		CY, X.bit	2	CY ← X.bit					х
		CY, PSWH.bit	2	CY ← PSW _H .bit					х
	MOV1	CY, PSWL.bit	2	$CY \leftarrow PSW_L.bit$					х
	IVIOVI	saddr.bit, CY	3	$(saddr.bit) \leftarrow CY$					
		sfr.bit, CY	3	sfr.bit ← CY					
		A.bit, CY	2	$A.bit \leftarrow CY$					
		X.bit, CY	2	$X.bit \leftarrow CY$					
		PSWH.bit, CY	2	PSW _H .bit ← CY					
		PSWL.bit, CY	2	PSW∟.bit ← CY	х	Х	Х	Х	
		CY, saddr.bit	3	$CY \leftarrow CY \land (saddr.bit)$					х
		CY, /saddr.bit	3	$CY \leftarrow CY \wedge \overline{(saddr.bit)}$					х
		CY, sfr.bit	3	$CY \leftarrow CY \land sfr.bit$					х
		CY, /sfr.bit	3	$CY \leftarrow CY \land \overline{sfr.bit}$					х
ıtion		CY, A.bit	2	$CY \leftarrow CY \land A.bit$					х
Bit manipulation	AND1	CY, /A.bit	2	$CY \leftarrow CY \wedge \overline{A.bit}$					х
man		CY, X.bit	2	$CY \leftarrow CY \wedge X.bit$					х
Bit		CY, /X.bit	2	$CY \leftarrow CY \wedge \overline{X.bit}$					х
		CY, PSWH.bit	2	$CY \leftarrow CY \land PSW_H.bit$					х
		CY, /PSWH.bit	2	$CY \leftarrow CY \land \overline{PSW_{H.bit}}$					х
		CY, PSWL.bit	2	$CY \leftarrow CY \land PSW_L.bit$					х
		CY, /PSWL.bit	2	$CY \leftarrow CY \land \overline{PSW_L.bit}$					х
		CY, saddr.bit	3	$CY \leftarrow CY \lor (saddr.bit)$					х
		CY, /saddr.bit	3	$CY \leftarrow CY \lor \overline{\text{(saddr.bit)}}$					х
		CY, sfr.bit	3	$CY \leftarrow CY \lor sfr.bit$					х
		CY, /sfr.bit	3	$CY \leftarrow CY \lor \overline{sfr.bit}$					х
		CY, A.bit	2	$CY \leftarrow CY \lor A.bit$					х
	081	CY, /A.bit	2	$CY \leftarrow CY \lor \overline{A.bit}$					х
	OR1	CY, X.bit	2	$CY \leftarrow CY \lor X.bit$					х
		CY, /X.bit	2	$CY \leftarrow CY \lor \overline{X.bit}$					х
		CY, PSWH.bit	2	$CY \leftarrow CY \lor PSW_H.bit$					х
		CY, /PSWH.bit	2	$CY \leftarrow CY \lor \overline{PSW_{H}.bit}$					х
		CY, PSWL.bit	2	$CY \leftarrow CY \lor PSWL.bit$					х
	-	CY, /PSWL.bit	2	$CY \leftarrow CY \lor \overline{PSW_L.bit}$					х

Instructions	Mnemonic	Operand	Byte	Operation			Flag	J	
Inst					S	Z	AC	P/V	CY
		CY, saddr.bit	3	$CY \leftarrow CY + (saddr.bit)$					х
		CY, sfr.bit	3	$CY \leftarrow CY \rightarrow sfr.bit$					х
	XOR1	CY, A.bit	2	$CY \leftarrow CY \rightarrow A.bit$					х
	XOKT	CY, X.bit	2	$CY \leftarrow CY + X.bit$					х
		CY, PSWH.bit	2	CY ← CY → PSW _H .bit					х
		CY, PSWL.bit	2	$CY \leftarrow CY + PSW_L.bit$					х
		saddr.bit	2	(saddr.bit) ← 1					
		sfr.bit	3	sfr.bit ← 1					
	SET1	A.bit	2	A.bit ← 1					
		X.bit	2	X.bit ← 1					
		PSWH.bit	2	PSW _H .bit ← 1					
ے		PSWL.bit	2	PSW∟.bit ← 1	х	Х	х	х	х
Bit manipulation		saddr.bit	2	(saddr.bit) ← 0					
ndin		sfr.bit	3	sfr.bit ← 0					
t ma	CL D4	A.bit	2	A.bit ← 0					
Bi	CLR1	X.bit	2	$X.bit \leftarrow 0$					
		PSWH.bit	2	PSW _H .bit ← 0					
		PSWL.bit	2	PSW∟.bit ← 0	х	х	х	х	х
		saddr.bit	3	(saddr.bit) ← (saddr.bit)					
		sfr.bit	3	sfr.bit ← sfr.bit					
	NOTA	A.bit	2	$A.bit \leftarrow \overline{A.bit}$					
	NOT1	X.bit	2	$X.bit \leftarrow \overline{X.bit}$					
		PSWH.bit	2	PSW _H .bit ← PSW _H .bit					
		PSWL.bit	2	$PSW_L.bit \leftarrow \overline{PSW_L.bit}$	х	Х	х	х	х
	SET1	CY	1	CY ← 1					1
	CLR1	CY	1	CY ← 0					0
	NOT1	CY	1	$CY \leftarrow \overline{CY}$					х



Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Inst					S	Z	AC	P/V	CY
	CALL	!addr16	3	$(SP-1) \leftarrow (PC+3)H$, $(SP-2) \leftarrow (PC+3)L$, $PC \leftarrow addr16$, $SP \leftarrow SP-2$					
	CALLF	!addr11	2	$ \begin{array}{l} (SP-1) \leftarrow (PC+2)_{H}, \ (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{15-11} \leftarrow 00001, \ PC_{10-0} \leftarrow addr11, \ SP \leftarrow SP-2 \end{array} $					
	CALLT	[addr5]	1	$(SP - 1) \leftarrow (PC + 1)H, (SP - 2) \leftarrow (PC + 1)L,$ $PCH \leftarrow (TPF, 00000000, addr5 + 1),$ $PCL \leftarrow (TPF, 00000000, addr5), SP \leftarrow SP - 2$					
		rp1	2	$ \begin{split} &(SP-1) \leftarrow (PC+2)_H, \ (SP-2) \leftarrow (PC+2)_L, \\ &PC_H \leftarrow rp1_H, \ PC_L \leftarrow rp1_L, \ SP \leftarrow SP-2 \end{split} $					
Call/return	CALL	[rp1]	2	$ \begin{array}{l} (SP-1) \leftarrow (PC+2)_H, \ (SP-2) \leftarrow (PC+2)_L, \\ PC_H \leftarrow (rp1+1), \ PC_L \leftarrow (rp1), \ SP \leftarrow SP-2 \end{array} $					
Call	BRK		1	$\begin{split} &(SP-1) \leftarrow PSW_H, \ (SP-2) \leftarrow PSW_L \\ &(SP-3) \leftarrow (PC+1)_H, \ (SP-4) \leftarrow (PC+1)_L, \\ &PC_L \leftarrow (003EH), \ PC_H \leftarrow (003FH), \ SP \leftarrow SP-\\ &4, \ IE \leftarrow 0 \end{split}$					
	RET		1	$PCL \leftarrow (SP), PCH \leftarrow (SP+1), SP \leftarrow SP+2$					
	RETB		1	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP + 1) \\ & PSWL \leftarrow (SP + 2), PSWH \leftarrow (SP + 3) \\ & SP \leftarrow SP + 4 \end{aligned}$	R	R	R	R	R
	RETI		1	$PCL \leftarrow (SP), PCH \leftarrow (SP + 1)$ $PSWL \leftarrow (SP + 2), PSWH \leftarrow (SP + 3)$ $SP \leftarrow SP + 4$		R	R	R	R
		sfrp	3	$(SP - 1) \leftarrow sfr_H$ $(SP - 2) \leftarrow sfr_L$ $SP \leftarrow SP - 2$					
	PUSH	post	2	$\{(SP-1) \leftarrow post_H, (SP-2) \leftarrow post_L, SP \leftarrow SP - 2\} \times n \text{ times}$					
		PSW	1	$(SP-1) \leftarrow PSW_H, (SP-2) \leftarrow PSW_L, SP \leftarrow SP-2$					
	PUSHU	post	2	$ \{ (UP-1) \leftarrow post_H, \; (UP-2) \leftarrow post_L, \; UP \leftarrow UP \\ -2 \} \times n \; times $					
Stack manipulation		sfrp	3	sfr⊥ ← (SP) sfrн ← (SP + 1) SP ← SP + 2					
ack mar	РОР	post	2	$\begin{aligned} &\{post_{L} \leftarrow (SP), post_{H} \leftarrow (SP + 1), SP \leftarrow SP + 2\} \\ &\times n times \end{aligned}$					
Ste		PSW	1	$PSWL \leftarrow (SP), PSWH \leftarrow (SP+1), SP \leftarrow SP+2$	R	R	R	R	R
	POPU	post	2	$ \{post_{L} \leftarrow (UP), \ post_{H} \leftarrow (UP + 1), \ UP \leftarrow UP + 2\} \times n \ times $					
		SP, #word	4	$SP \leftarrow word$					
	MOVW	SP, AX	2	$SP \leftarrow AX$					
		AX, SP	2	$AX \leftarrow SP$					
	INCW	SP	2 SP ← SP + 1						
	DECW	SP	2	SP ← SP − 1					

Remark n of the stack manipulation instruction is the number of registers described as post.

Instructions	Mnemonic	Operand	Byte	Operation			Flag	
					s	Z	AC	P/V CY
Special	CHKL	sfr	3	(pin level) → (signal level before output buffer)	х	Х		Р
Spe	CHKLA	sfr	3	$A \leftarrow (pin level) \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! $	х	Х		Р
Jal		!addr16	3	PC ← addr16				
Unconditional branch	BR	rp1	2	PC _H ← rp1 _H , PC _L ← rp1 _L				
bra	BK	[rp1]		$PC_{H} \leftarrow (rp1 + 1), \ PC_{L} \leftarrow (rp1)$				
ļ		\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$				
	ВС	Coddr1C	_	DC . DC . 2 . idion9 if CV . 4				
	BL	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$				
	BNC	Ф	_	DC - DC - 2 - idia-0 # CV - 0				
	BNL	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$				
	BZ	Ф		DC - DC - 0 - idia-0 # 7 - 4				
	BE	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$				
	BNZ		_					
	BNE	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$				
	BV		_					
	BPE	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } P/V = 1$				
	BNV							
	вро	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } P/V = 0$				
	BN	\$addr16	2	PC ← PC + 2 + jdisp8 if S = 1				
	ВР	\$addr16	2	PC ← PC + 2 + jdisp8 if S = 0				
anch	BGT	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V \rightarrow S)/Z = 0$				
la bra	BGE	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } P/V \neq S= 0$				
tions	BLT	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } P/V + S = 1$				
Conditional branch	BLE	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V \rightarrow S)/Z = 1$				
0	ВН	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } Z \lor CY = 0$				
	BNH	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } Z \lor CY = 1$				
		saddr.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if (saddr.bit) = 1				
		sfr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if sfr.bit = 1				
		A.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if A.bit = 1				
	ВТ	X.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if X.bit = 1				
		PSWH.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSW _H .bit = 1				
		PSWL.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSWL.bit = 1				
		saddr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if (saddr.bit) = 0				
		sfr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if sfr.bit = 0				
		A.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if A.bit = 0				
	BF	X.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } X.bit = 0$				
		PSWH.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSW _H .bit = 0				
		PSWL.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSWL.bit = 0				
		, , ,	_	, i				



ctions			5.				Flag		
Instructions	Mnemonic	Operand	Byte	Operation	s	Z	AC	P/V	CY
		saddr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if (saddr.bit) = 1 then reset (saddr.bit)					
		sfr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit					
	BTCLR	A.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit					
٠.	BICLK	X.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if X.bit = 1 then reset X.bit					
		PSWH.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSW _H .bit = 1 then reset PSW _H .bit					
		PSWL.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSWL.bit = 1 then reset PSWL.bit	х	х	х	х	х
al branc		saddr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if (saddr.bit) = 0 then set (saddr.bit)					
Conditional branch		sfr.bit, \$addr16	4	PC ← PC + 4 + jdisp8 if sfr.bit = 0 then set sfr.bit					
ပိ	BFSET	A.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if A.bit = 0 then set A.bit					
		X.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if X.bit = 0 then set X.bit					
		PSWH.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSW _H .bit = 0 then set PSW _H .bit					
		PSWL.bit, \$addr16	3	PC ← PC + 3 + jdisp8 if PSWL.bit = 0 then set PSWL.bit	х	х	х	х	х
	DBNZ	r2, \$addr16	2	$r2 \leftarrow r2 - 1$, then PC \leftarrow PC + 2 + jdisp8 if 2 \neq 0					
	DBNZ	saddr, \$addr16	3	$ (\text{saddr}) \leftarrow (\text{saddr}) - 1, \\ \text{then PC} \leftarrow \text{PC} + 3 + \text{jdisp8 if (saddr)} \neq 0 $					
ching	BRKCS	RBn	2	$\begin{aligned} & PCH \leftrightarrow R5, PCL \leftrightarrow R4, R7 \leftarrow PSWH, \\ & R6 \leftarrow PSWL, \leftarrow RBS2 - 0 \leftarrow n, RSS \leftarrow 0, IE \leftarrow 0 \end{aligned}$					
Context switching	RETCS	!addr16	3	PC _H ← R5, PC _L ← R4, R5, R4 ← addr16 PSW _H ← R7, PSW _L ← R6	R	R	R	R	R
Conte	RETCSB	!addr16	PC _H ← R5 PC _I ← R4 R5 R4 ← addr16		R	R	R	R	R

Instructions	Mnemonic	Operand	Byte	Operation			Flag		
Insti					S	Z	AC	P/V	CY
		[DE +], A	2	$(DE +) \leftarrow A, C \leftarrow C - 1$ End if $C = 0$					
	MOVM	[DE –], A	2	$(DE -) \leftarrow A, C \leftarrow C - 1$ End if $C = 0$					
	MOVDIA	[DE +], [HL +]	2	$(DE +) \leftarrow (HL +), C \leftarrow C - 1$ End if $C = 0$					
	MOVBK	[DE –], [HL –]	2	$(DE -) \leftarrow (HL -), C \leftarrow C - 1$ End if $C = 0$					
	V01111	[DE +], A	2	(DE +) \leftrightarrow A, C \leftarrow C - 1 End if C = 0					
	хснм	[DE –], A	2	$(DE -) \leftrightarrow A, C \leftarrow C - 1$ End if $C = 0$					
	хснвк	[DE +], [HL +]	2	$(DE +) \leftrightarrow (HL +), C \leftarrow C - 1$ End if $C = 0$					
		[DE –], [HL –]	2	$(DE -) \leftrightarrow (HL -), C \leftarrow C - 1$ End if $C = 0$					
	СМРМЕ	[DE +], A	2	$(DE +) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	x	х	х	V	х
String		[DE –], A	2	$(DE -) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	х	х	х	V	x
Stri	СМРВКЕ	[DE +], [HL +]	2	$(DE +) - (HL +), C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	х	х	x	V	x
		[DE –], [HL –]	2	$(DE -) - (HL -), C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$	x	х	х	V	x
	CMDMNE	[DE +], A	2	$(DE +) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	x	х	х	V	x
	CMPMNE	[DE –], A	2	$(DE -) - A, C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	x	x	х	V	x
	CMDDIANE	[DE +], [HL +]	2	$(DE +) - (HL +), C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	x	х	х	V	x
	CMPBKNE	[DE –], [HL –]	2	$(DE -) - (HL -), C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$	x	х	х	V	х
	0115	[DE +], A	2	$(DE +) - A, C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$	х	х	х	V	х
	СМРМС	[DE –], A	2	$(DE -) - A, C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$	х	х	х	V	х
	01117:15	[DE +], [HL +]	2	$(DE +) - (HL +), C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$	х	х	х	V	х
	СМРВКС	[DE –], [HL –]	2	$(DE -) - (HL -), C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$	x	x	х	V	x

Instructions	Mnemonic	Operand	Byte	Operation	Flag					
Inst					S	Z	AC	P/V	CY	
	OMBMNO	[DE +], A	2	(DE +) – A, C \leftarrow C – 1 End if C = 0 or CY = 1	х	х	х	٧	х	
String	СМРММС	[DE –], A	2	$(DE -) - A, C \leftarrow C - 1$ End if $C = 0$ or $CY = 1$	х	х	х	٧	х	
	СМРВКИС	[DE +], [HL +]	2	(DE +) - (HL +), $C \leftarrow C - 1$ End if $C = 0$ or $CY = 1$	х	х	х	٧	х	
		[DE –], [HL –]	2	$(DE -) - (HL -), C \leftarrow C - 1$ End if $C = 0$ or $CY = 1$	х	х	х	٧	х	
	MOV	STBC, #byte	4	$STBC \leftarrow byte^{\textbf{Note}}$						
	WIOV	WDM, #byte	4	$WDM \leftarrow byte^{\mathbf{Note}}$						
, o	SWRS		1	$RSS \leftarrow \overline{RSS}$						
CPU control	SEL	RBn	2	$RBS2 - 0 \leftarrow n, RSS \leftarrow 0$						
PU	SEL	RBn, ALT	2	$RBS2 - 0 \leftarrow n, RSS \leftarrow 1$						
0	NOP		1	No Operation						
	El		1 IE ← 1 (Enable Interruptt)							
	DI		1	$IE \leftarrow 0$ (Disable Interrupt)						

Note If the op code of the STBC register and WDM register manipulation instructions is wrong, an op code trap interrupt occurs.


Operation on trap:

$$\begin{split} &(\text{SP}-1) \leftarrow \text{PSW}_{\text{H}}, \ (\text{SP}-2) \leftarrow \text{PSW}_{\text{L}}, \\ &(\text{SP}-3) \leftarrow (\text{PC}-4)_{\text{H}}, \ (\text{SP}-4) \leftarrow (\text{PC}-4)_{\text{L}}, \\ &\text{PC}_{\text{L}} \leftarrow (003\text{CH}), \ \text{PC}_{\text{H}} \leftarrow (003\text{DH}), \\ &\text{SP} \leftarrow \text{SP}-4, \ \text{IE} \leftarrow 0 \end{split}$$



8. EXAMPLE OF SYSTEM CONFIGURATION

Controlling outdoor apparatus of inverter air conditioner





9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Test conditions	Rating	Unit
Power supply voltage	V _{DD}		-0.5 to +7.0	V
	AV _{DD}		-0.5 to V _{DD} + 0.5	V
	AVss		-0.5 to +0.5	V
Input voltage	Vı	Pins other than P70/ANI0-P77/ANI7	-0.5 to V _{DD} + 0.5	V
Output voltage	Vo		-0.5 to V _{DD} + 0.5	V
Low-level output current	Іоь	Note	20	mA
		Output pins other than those in the note	4.0	mA
		Total of all output pins	200	mA
High-level output current	Іон	All output pins	-3.0	mA
		Total of all output pins	-25	mA
Analog input voltage	VIAN	P70/ANI0-P77/ANI7 pins	AVss - 0.5 to AVDD + 0.5	V
A/D converter reference input voltage	AVREF		AVss - 0.5 to AVDD + 0.5	V
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-60 to +150	°C

Note P00/RTP0-P03/RTP3, P04/PWM0, P05/TCUD/PWM1, P06/TIUD/TO40, P07/TCLRUD, and P80/TO00-P85/TO05 pins.

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

Recommended Operating Conditions

Oscillation frequency	TA	V _{DD}
3 MHz ≤ fxx ≤ 8 MHz	−40 to +85 °C	+5.0 V ± 10 %

Capacitance (TA = 25 °C, Vss = VDD = 0 V)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz			20	pF
Output capacitance	Со	0 V except measured pins			20	pF
I/O capacitance	Сю				20	pF

66

Oscillator Characteristics (TA = -40 to +85 $^{\circ}$ C, VDD = +5 V \pm 10 %, Vss = 0 V)

Resonator	Recommended circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	Vss X1 X2 C1 — C2 —	Oscillation frequency (fxx)	3	8	MHz
External clock	X1 X2	X1 input frequency (fx)	3	8	MHz
	Leave unconnected & HCMOS	X1 rise/fall time (txR, txF)	0	30	ns
	inverter	X1 input high-/low-level width (twxH, twxL)	40	170	ns

Caution When using system clock oscillation circuits, to reduce the effect of the wiring capacitouce, etc, wire the area indicated by dotted-line as follows:

- · Make the wiring as short as possible.
- Do not allow the wiring to intersect other signal lines. Keep it away from other lines in which varying high currents flow.
- Make sure that the ground point of the oscillation circuit capacitor is always at the same electric potential as Vss. Do not allow the wiring to be grounded to a ground pattern in which very high currents are flowing.
- Do not extract signals from the oscillation circuit.



DC Characteristics (TA = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Te	est conditions	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL1	Note 1		0		0.8	V
	V _{IL2}	Note 2		0		0.2V _{DD}	V
High-level input voltage	V _{IH1}	Note 1		2.2			V
	V _{IH2}	Note 2		0.8V _{DD}			V
Low-level output voltage	V _{OL1}	Note 3	Note 3 IoL = 2.0 mA			0.45	V
	V _{OL2}	Note 4	ote 4			1.5	V
	Vol3	Note 5	IoL = 10 mA			1.5	V
High-level output voltage	Vон	Іон = -400 μΑ	Ioн = -400 μA				V
Input leakage current	lu	0 V ≤ Vı ≤ VDD	, AVDD = VDD			±10	μΑ
Output leakage current	ILO	$0 \text{ V} \leq \text{Vo} \leq \text{Vd}$	D, AVDD = VDD			±10	μΑ
V _{DD} supply current	I _{DD1}	Operating mo	de		70	120	mA
	I _{DD2}	HALT mode			45	70	mA
Data retention voltage	V _{DDDR}	STOP mode		2.5			V
Data retention current	IDDDR	STOP mode V _{DDDR} = 2.5 V			2	10	μΑ
			VDDDR = 5.0 V ± 10 %		10	50	μΑ
Pull-up resistance	R∟	V1 = 0 V		15	60	150	ΚΩ

Notes 1. Pins other than those specified in Note 2.

- **2.** RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/INTP3/TI, P25/INTP4, P32/SO/SB0, P33/SI/SB1 and P34/SCK pins.
- 3. Pins other than those specified in Notes 4 and 5.
- **4.** P80/T000-P85/T005 pins (When IoL = 15 mA is in operation, up to three pins can be ON simultaneously.)
- 5. P00/RTP0-P03/RTP3, P04/PWM0, P05/TCUD/PWM1, P06/TIUD/TO40 and P07/TCLRUD pins (When IoL = 10 mA is in operation, up to four pins can be ON simultaneously.) .

Caution When the P80-P85, and P00-P07 pins are not used under the conditions specified in Notes 4 and 5, they have the same characteristics as in Note 3.



AC Characteristics (TA = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = 0 V, CL = 100 pF, fxx = 8 MHz)

System Clock Cycle

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
System clock cycle time	t cyk		62.5	166.7	ns

Serial Operation (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Test co	nditions	MIN.	MAX.	Unit
Serial clock cycle time	t cysk	SCK output	Internal 8 dividing	500		ns
		SCK input	External clock	500		ns
Serial clock low-level	twsĸL	SCK output	Internal 8 dividing	210		ns
width		SCK input	External clock	210		ns
Serial clock high-level	twsкн	SCK output	Internal 8 dividing	210		ns
width		SCK input	External clock	210		ns
SI setup time (vs. SCK ↑)	t srxsk			80		ns
SI hold time (vs. SCK ↑)	thskrx			80		ns
$\overline{SCK} \downarrow \to SO$ delay time	t osktx	R = 1 k Ω , C = 100 pF			210	ns

Up/Down Counter Operation (TA = -40 to +85 °C, VDD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Test conditions MI		MAX.	Unit
TIUD high-/low-level width	twтiuн, twтiuL	Other than mode 4	2T		ns
		Mode 4	4T		ns
TCUD high-/low-level width	twтcuн, twтcuL	Other than mode 4	2T		ns
		Mode 4	4T		ns
TCLRUD high-/low-level width	twcluн, twcluL		2T		ns
TCUD setup time (vs. TIUD ↑)	t stcu	Mode 3	Т		ns
TCUD hold time (vs. TIUD ↑)	tнтси	Mode 3	Т		ns
TIUD setup time (vs. TCUD)	t s4TIU	Mode 4	2T		ns
TIUD hold time (vs. TCUD)	t н4ті∪	Mode 4	2T		ns
TIUD & TCUD cycle time	tcyc	Other than mode 4		4	MHz
	tcyc4	Mode 4		2	MHz

Remark T = tcyk = 1/fck (fck refers to the internal system clock frequency.)



Other Operations (TA = -40 to +85 $^{\circ}$ C, V_{DD} = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
NMI high-/low-level width	twnih, twnil		2		μs
RESET high-/low-level width	twrsh, twrsl		1.5		μs
INTP0 high-/low-level width	twioh, twiol	Ts = T	250		ns
		Ts = 4T	1.0		μs
		Ts = 8T	2.0		μs
		Ts = 16T	4.0		μs
INTP1 high-/low-level width	twi1H, twi1L	Ts = T	250		ns
		Ts = 4T	1.0		μs
		Ts = 8T	2.0		μs
		Ts = 16T	4.0		μs
INTP2 high-/low-level width	twi2H, twi2L	Ts = T	250		ns
		Ts = 4T	1.0		μs
INTP3(TI) high-/low- level width	twiзн, twiзL	Ts = T	250		ns
		Ts = 4T	1.0		μs
		Ts = 8T	2.0		μs
		Ts = 16T	4.0		μs
		Ts = 64T	16.0		μs
		Ts = 128T	32.0		μs
		Ts = 256T	64.0		μs
INTP4 high-/low-level width	twiah, twial	Ts = T	250		ns
		Ts = 4T	1.0		μs
		Ts = 8T	2.0		μs
		Ts = 16T	4.0		μs

Remarks 1. T = tcyk = 1/fck (fck refers to the internal system clock frequency.)

2. Ts refers to the input sampling frequency. INTP0-INTP4 can be selected to programmable.

70




A/D Converter Characteristics (Ta = -40 to +85 °C, VdD = +5 V \pm 10 %, Vss = AVss = 0 V, VdD - 0.5 V \leq AVdD \leq VdD)

Parameter	Symbol	Test conditions		MIN.	TYP.	MAX.	Unit
Resolution			10			bit	
Total error ^{Note 1}		4.5 V ≤ AVREF	≤ AV _{DD}			±0.4	%FSR
		3.4 V ≤ AVREF	≤ AV _{DD}			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv	62.5 ns ≤ tcyκ < 80 ns		208			tсүк
		80 ns ≤ tcyk ≤	169			tсүк	
Sampling time	t samp	62.5 ns ≤ tcyĸ	≤ tcyk < 80 ns 24				tсүк
		80 ns ≤ tcγκ ≤ 166.6 ns		20			tсүк
Zero-scale error ^{Note 1}		4.5 V ≤ AV _{REF} ≤ AV _{DD}			±1.5	±2.5	LSB
		3.4 V ≤ AV _{REF} ≤ AV _{DD}			±1.5	±4.5	LSB
Full-scale errorNote 1		4.5 V ≤ AVREF ≤ AVDD			±1.5	±2.5	LSB
		3.4 V ≤ AV _{REF} ≤ AV _{DD}			±1.5	±4.5	LSB
Nonlinearity error Note 1		4.5 V ≤ AVREF	≤ AV _{DD}		±1.5	±2.5	LSB
		3.4 V ≤ AVREF ≤ AVDD			±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			-0.3		AVREF + 0.3	V
Analog input impedance	Ran	When not sampling When sampling			10		МΩ
					Note 3		
Reference voltage	AVREF			3.4		AV _{DD}	V
AV _{REF} current	AIREF				1.0	3.0	mA
AV _{DD} supply current	Aldd	Operating mode			2.0	6.0	mA
A/D converter data retention current	Aldddr	STOP mode	AVDDDR = 2.5 V		2	10	μΑ
			AVDDDR = 5 V ± 10 %		10	50	μΑ

Notes 1. The quantization error is excluded.

- 2. When $-0.3~V \le V_{IAN} \le 0~V$, the conversion result becomes 000H. When $0~V < V_{IAN} < AV_{REF}$, the conversion is performed with the 10-bit resolution. When $AV_{REF} \le V_{IAN} \le +0.3~V$, the conversion result becomes 3FFH.
- 3. The analog input impedance at the time of sampling is the same as the equivalent circuit shown below. (The values in the diagram are TYP. values; they are not guaranteed values)






- Cautions 1. When using the P70/ANI0-P77/ANI7 pins for both digital and analog inputs, the previously described characteristics are not guaranteed. Therefore, ensure that all of the eight P70/ANI0-P77/ANI7 pins are used either for analog input or digital input.
 - 2. When using the P70/ANI0-P77/ANI7 pins as digital input, make sure to set that $AV_{DD} = V_{DD}$, and $AV_{SS} = V_{SS}$.

AC Timing Test Point






Serial Operation




Up/Down Counter (Timer 4) Input Timing






Interrupt Input Timing




Remark n = 0 - 4


Reset Input Timing




10. PACKAGE DRAWING

64 PIN PLASTIC SHRINK DIP (750 mil)







NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25 ^{+0.10} -0.05	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1



11. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

Table 11-1. Insertion Type Soldering Conditions

 \star μ PD78361ACW- $\times\times$: 64-pin plastic shrink DIP (750 mil) μ PD78362ACW- $\times\times$: 64-pin plastic shrink-DIP (750 mil)

Soldering method	Soldering conditions
Wave soldering (pin only)	Solder bath temperature: 260 °C or less, Time: 10 sec. max.,
Partial heating	Pin temperature: 300 °C or less, Time: 3 sec. max. (per pin)

Caution Wave soldering is only for the pins in order that jet solder cannot contact with the chip directly.

76



APPENDIX A. DIFFERENCES BETWEEN μ PD78362A AND μ PD78328

Product name			μPD78362A		μPD78328
Minimum instruction execution time		125 ns internal clock : 16 MHz external clock : 8 MHz		250 ns internal clock : 8 MHz, external clock : 16 MHz	
Internal ROM		24K bytes	3	16K bytes	
memory	RAM	768 bytes		512 bytes	
General-purpos registers	se	8 bits × 1	6 × 8 banks		
Number of bas instructions	ic	115		111	
Instruction set			ansfer/operation ation/division (16 bits x 16 bits, 32 b pulation	pits ÷ 16 bits))
		 Sum-of-products operation (16 bits × 16 bits + 32 bits) Relative operation 			_
I/O lines	Input	14 (of which 8 are multiplexed with analog input)		11 (of which input)	th 8 are multiplexed with analog
	I/O	38		41	
Real-time pulse unit		• 16-bit ca • 16-bit ca • Two out Mode Mode	mer × 5 compare register × 7 capture register × 3 capture/compare register × 2 put modes selectable 0, set-reset output : 6 channels 1, buffer output : 6 channels esolution PWM output: 1 channel	• 16-bit timer × 3 • 16-bit compare register × 14 • 16-bit capture/compare register × 1 • Two output modes selectable Mode 0, set-reset output : 6 channel toggle output : 1 channel Mode 1, buffer output : 8 channel	
Real-time outp	ut port	4 (buffer of	output in 4-bit units)	4/8 (buffer output in 4-/8-bit units)	
PWM unit		8-/9-/10-/ ⁻ output: 2	12-bit resolution variable PWM channels	8-bit resolution PWM output: 1 channel	
A/D converter		10-bit res	olution, 8 channels		
Serial interface		Dedicated baud rate generator UART : 1 channel Clocked serial interface/SBI : 1 channel			
Interrupt function		with exte	: 6, internal: 14 (2 multiplexed ernal) immable priority levels	External: 4, internal: 17 3 programmable priority levels	
		Three service selectable (vectored interrupt/macro service/context switching)			
Test source		None		Internal: 1	
External expansion function		None		Provided	
PLL control circuit		Provided	(external 8 MHz → internal: 16 MHz)	None	
Package			lastic shrink DIP (750 mil)	64-pin plastic shrink DIP 64-pin plastic QFP (14 × 20 mm)	
Others		Watchdog timer Standby functions (HALT mode, STOP mode)		, , ,	



APPENDIX B. TOOLS

B.1 DEVELOPMENT TOOLS

The following development tools are available to support development of $\mu PD78362A$ program:

LANGUAGE PROCESSOR

78K/III series	A relocatable assembler	that can be used	d commonly for the 78	K/III sarias products. Since this		
relocatable assembler	A relocatable assembler, that can be used commonly for the 78K/III series products. Since this assembler is provided with macro functions, it enhances the development efficiency. A structured					
(RA78K3)	· ·			ucture, is also supplied, so that		
	the program productivity and maintainability can be improved.					
	Host machine	os	Supply media	Order code (product name)		
	PC-9800 series	MS-DOS™ -	3.5" 2HD	μS5A13RA78K3		
	1 0 3000 301103	WO DOO	5" 2HD	μS5A10RA78K3		
	IBM PC/AT™ and its	PC DOS™	3.5" 2HC	μS7B13RA78K3		
	compatible model		5" 2HC	μS7B10RA78K3		
	HP9000 series 700™	HP-UX™	DAT	μS3P16RA78K3		
	SPARCstation™	SunOS™	Cartridge tape	μS3K15RA78K3		
	NEWS™	NEWS-OS™	(QIC-24)	μS3R15RA78K3		
78K/III series C compiler (CC78K3)	· -	ne program writte	en in C language to ob	ries. Dject codes microcontroller can table assembler (RA78K/III) is		
	Host machine		Order code (product nar			
	Tiost mashine	os	Supply media	Order code (product name)		
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13CC78K3		
	r C-3000 Selles	1013-003	5" 2HD	μS5A10CC78K3		
	IBM PC/AT and its	PC DOS	3.5" 2HC	μS7B13CC78K3		
	compatible model		5" 2HC	μS7B10CC78K3		
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3		
	SPARC station	SunOS	Cartridge tape	μS3K15CC78K3		
	NEWS	NEWS-OS	(QIC-24)	μS3R15CC78K3		

Remark The operations of the relocatable assembler and C compiler are guaranteed only on the specified host machine and OS described above.

PROM WRITING TOOLS

Hardware	PG-1500	This is a PROM programmer that can program PROM-contained single-chip microcontrollers in standalone mode or under control of a host machine when the accessory board and an optional programmer adapter are connected. It can also program representative PROMs from 256K-bit to 4M-bit models.				
Hard	PA-78P364CW	PROM programmer adapters that writes a program to the μPD78P364A on a general-purpose PROM programmer such as the PG-1500. PA-78P364CW: for μPD78P364ACW				
	PG-1500 controller	Connects the PG-1500 and a host machine with a serial intrface and a parallel interface to control the PG-1500 from the host machine.				
are		Host machine	os	Supply media	Order code (part number)	
Software		DC 0000 paries	MO DOO	3.5" 2HD	μS5A13PG1500	
	PC-9800 series	MS-DOS	5" 2HD	μS5A10PG1500		
		IBM PC/AT and	PC DOS	3.5" 2HD	μS7B13PG1500	
		compatible machines		5" 2HC	μS7B10PG1500	

Remark The operation of the PG-1500 controller is guaranteed only on the above host machine and OS.


DEBUGGING TOOLS (WHEN IE CONTROLLER IS USED)

are	IE-78350-R	In-circuit emulator that can be used to develop and debug application systems. Connected to a host machine for debugging.					
Hardware	IE-78365-R-EM1	I/O emulation board that emu	/O emulation board that emulates the peripheral functions of the target device such as I/O ports.				
Ĭ	EP-78327CW-R	Emulation prove that conne	cts the IE-78	3350-R to the target sy	stem.		
	IE-78350-R control program	~	Program that controls the IE-78350-R on the host machine. It can automatically execute commands, enhancing debugging efficiency.				
	(IE controller)						
	Host machine	os	Supply media	Order code (part number)			
Software		DO 0000 and a	MS-DOS	3.5" 2HD	μS5A13IE78365A		
So		PC-9800 series	M2-D02	5" 2HD	μS5A10IE78365A		
		IBM PC/AT and	PC DOS	3.5" 2HC	μS7B13IE78365A		
		compatible machines		5" 2HC	μS7B10IE78365A		

Remark The operation of the IE controller is guaranteed only on the above host machine and OS.



DEVELOPMENT TOOL CONFIGURATION (WHEN USING IE CONTROLLER)



Note Use the socket available on the market.

Remarks 1. Host machine and PG-1500 can be directly connected by RS-232-C.

2. 3.5-inch FD represents the supply media of software in this figure.




DEBUGGING TOOLS (WHEN INTEGRATED DEBUGGER IS USED)

	IE-784000-R	In-circuit emulation that can be used to develop and debug the application system. Connected					
		to a host machine for debugging.					
	IE-78350-R-EM-A Emulation board that emulates the peripheral functions of the target device such a						
υ	IE-78365-R-EM1	I/O emulation board that emulates the peripheral functions of the target device such as I/O ports.					
Hardware	EP-78327CW-R	Emulation probe connecting the IE-784000-R to the target system.					
ard	IE-70000-98-IF-B	Interface adapter to connect	nterface adapter to connect PC-9800 series (except notebook type personal computer) as the				
===		host machine.	nost machine.				
	IE-70000-98N-IF	Interface adapter and cable	to connect P0	C-9800 series notebool	type personal computer as the		
		host machine.					
	IE-70000-PC-IF-B	Interface adapter to connec	t IBM PC as	the host machine.			
	IE-78000-R-SV3	Interface adapter and cable	to connect I	EWS as the host mach	nine.		
	Integrated debugger	Program controlling the in-c	ircuit emulat	or for the 78K/III serie	s. Used in combination with a		
	(ID78K3)	device file (DF78365). Can	debug a pro	ogram coded in the C I	anguage, structured assembly		
		language, or assembly lang	uage at sourc	ce program level. Can	also split the screen of the host		
		machine into windows on each of which information is displayed, enhancing debugging					
		efficiency.					
	Host machine Order code						
			OS	Supply media			
		PC-9800 series	MS-DOS	3.5" 2HD	μSAA13ID78K3		
			Windows™	5" 2HD	μSAA10ID78K3		
Software		IBM PC/AT and compatible	PC DOS	3.5" 2HC	μSAB13ID78K3		
Ψŧ		machines (Japanese Windows)	Windows	5" 2HC	μSAB10ID78K3		
လိ		IBM PC/AT and compatible		3.5" 2HC	μSBB13ID78K3		
		machines (English Windows)		5" 2HC	μSBB10ID78K3		
	Device File	File containing information peculiar to device. Use in combination with an assembler (RA78K3),					
	(DF78365)	C compiler (CC78K3), and integrated debugger (ID78K3).					
		Host machine			Order code (part number)		
			OS	Supply media			
		PC-9800 series	MS-DOS	3.5" 2HD	μS5A13DF78365		
				5" 2HD	μS5A10DF78365		
		IBM PC/AT and compatible	PC DOS	3.5" 2HC	μS7B13DF78365		
		machines		5" 2HC	μS7B10DF78365		

Remark The operation of the integrated debugger and device file is guaranteed only on the above host machine and OS.

DEVELOPMENT TOOL CONFIGURATION (WHEN USING INTEGRATED DEBUGGER)



Note Use the socket available on the market.

Remarks 1. Desk top-type PC represents host machine in this figure.

2. 3.5-inch FD represents the supply media of software in this figure.

B.2 EMBEDDED SOFTWARE

The following embedded software is available for enhancing the efficiency of program development and maintenance.

REAL-TIME OS

Real-time OS	RX78K/III is intended to implement a multi-tasking environment for use in the control field where					
(RX78K/III) Note	real-time capability is a must. It can allocate the idle time of the CPU to other processing to					
	improve the overall perform	ance of the	system.			
	RX78K/III provides system	calls conforr	ning to the μ ITRON sp	ecification.		
	The RX78K/III package sup	plies a tool	(configurator) to create	the nucleus of RX78K/III and		
	multiple information tables.					
	Host machine	Host machine Order code (part number)				
		os	Supply media			
	PC-9800 series	MS-DOS	3.5" 2HD	Pending		
			5" 2HD	Pending		
	IBM PC/AT and compatible	PC DOS	3.5" 2HC	Pending		
	machines		5" 2HC	Pending		

Note Under development

Caution Before purchasing this product, you are requested to conclude a contract licensing use by filling out a specified form.

Remark When using the RX78K/III real-time OS, the RA78K3 assembler package (optional) is necessary.



FUZZY INFERENCE DEVELOPMENT SUPPORT SYSTEM

Fuzzy knowledge data	Program that supports input/editing and evaluation (simulation) of fuzzy knowledge (fuzzy rules			
creation tool	and membership functions).			
(FE9000, FE9200)	Host machine	Order code (part number)		
		os	Supply media	,
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13FE9000
			5" 2HD	μS5A10FE9000
	IBM PC/AT and compatible	PC DOS	3.5" 2HC	μS7B13FE9200
	machines	Windows	5" 2HC	μS7B10FE9200
Translator (FT78K3) Note	Program that converts the f	uzzy knowle	dge data obtained by u	using the fuzzy knowledge data
	creation tool into assemble	r source prog	gram for the RA78K3.	
	Host machine			Order code (part number)
		os	Supply media	
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13FT78K3
			5" 2HD	μS5A10FT78K3
	IBM PC/AT and compatible	PC DOS	3.5" 2HC	μS7B13FT78K3
	machines		5" 2HC	μS7B10FT78K3
Fuzzy inference module	Program that executes fuzz	y inference	when linked with the fu	zzy knowledge data converted
(FI78K3) Note	by the translator.			
	Host machine	st machine		
		os	Supply media	
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13FI78K3
			5" 2HD	μS5A10FI78K3
	IBM PC/AT and compatible	PC DOS	3.5" 2HC	μS7B13FI78K3
	machines		5" 2HC	μS7B10FI78K3
Fuzzy inference debugger	Support software that evalua	ates and adju	usts the fuzzy knowled	ge data at the hardware level by
(FD78K3)	using an in-circuit emulator	-		
	Host machine			Order code (part number)
		os	Supply media	
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13FD78K3
			5" 2HD	μS5A10FD78K3
	IBM PC/AT and compatible	PC DOS	3.5" 2HC	μS7B13FD78K3
	machines		5" 2HC	μS7B10FD78K3

Note Under development

[MEMO]

NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

MS-DOS and windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademark of Sony Corporation.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.