

PAC5223

Power Application Controller™

Multi-Mode Power Manager™

Configurable Analog Front End™

Application Specific Power Drivers™

ARM® Cortex™-M0 Controller Core



TABLE OF CONTENTS

| | |
|---|----|
| 1. General Description..... | 7 |
| 2. PAC Family Applications..... | 8 |
| 3. Product Selection Summary..... | 9 |
| 4. Ordering Information..... | 9 |
| 5. Features..... | 10 |
| 6. Absolute Maximum Ratings..... | 11 |
| 7. Architectural Block Diagram..... | 12 |
| 8. Pin Configuration..... | 13 |
| 8.1. PAC5223QM..... | 13 |
| 9. Pin Description..... | 14 |
| 10. Multi-Mode Power Manager (MMPM)..... | 20 |
| 10.1. Features..... | 20 |
| 10.2. Block Diagram..... | 20 |
| 10.3. Functional Description..... | 20 |
| 10.3.1. Multi-Mode Switching Supply (MMSS) Controller..... | 20 |
| 10.3.2. Linear Regulators..... | 22 |
| 10.3.3. Power Up Sequence..... | 23 |
| 10.3.4. Hibernate Mode..... | 23 |
| 10.3.5. Power and Temperature Monitor..... | 24 |
| 10.3.6. Voltage Reference..... | 24 |
| 10.4. Electrical Characteristics..... | 25 |
| 10.5. Typical Performance Characteristics..... | 28 |
| 11. Configurable Analog Front End (CAFE)..... | 29 |
| 11.1. Block Diagram..... | 29 |
| 11.2. Functional Description..... | 30 |
| 11.2.1. Differential Programmable Gain Amplifier (DA)..... | 30 |
| 11.2.2. Single-Ended Programmable Gain Amplifier (AMP)..... | 30 |
| 11.2.3. General Purpose Comparator (CMP)..... | 30 |
| 11.2.4. Phase Comparator (PHC)..... | 30 |
| 11.2.5. Protection Comparator (PCMP)..... | 30 |
| 11.2.6. Analog Output Buffer (BUF)..... | 31 |
| 11.2.7. Analog Front End I/O (AIO)..... | 31 |
| 11.2.8. Push Button (PBTN)..... | 31 |
| 11.2.9. HP DAC and LP DAC..... | 31 |
| 11.2.10. ADC Pre-Multiplexer..... | 32 |
| 11.2.11. Configurable Analog Signal Matrix (CASM)..... | 32 |
| 11.2.12. Configurable Digital Signal Matrix (CDSM)..... | 32 |
| 11.3. Electrical Characteristics..... | 33 |
| 11.4. Typical Performance Characteristics..... | 37 |
| 12. Application Specific Power Drivers (ASPD)..... | 38 |
| 12.1. Features..... | 38 |
| 12.2. Block Diagram..... | 38 |
| 12.3. Functional Description..... | 38 |
| 12.3.1. Low-Side Gate Driver..... | 39 |
| 12.3.2. High-Side Gate Driver..... | 39 |
| 12.3.3. High-Side Switching Transients..... | 39 |
| 12.3.4. Power Drivers Control..... | 40 |
| 12.3.5. Gate Driver Fault Protection..... | 40 |
| 12.4. Electrical Characteristics..... | 41 |
| 12.5. Typical Performance Characteristics..... | 42 |
| 13. ADC with Auto-Sampling Sequencer..... | 44 |

| | |
|--|----|
| 13.1. Block Diagram..... | 44 |
| 13.2. Functional Description..... | 44 |
| 13.2.1. ADC..... | 44 |
| 13.2.2. Auto-Sampling Sequencer..... | 44 |
| 13.2.3. EMUX Control..... | 45 |
| 13.3. Electrical Characteristics..... | 45 |
| 14. Memory System..... | 46 |
| 14.1. Features..... | 46 |
| 14.2. Block Diagram..... | 46 |
| 14.3. Functional Description..... | 46 |
| 14.3.1. Program and Data FLASH..... | 46 |
| 14.3.2. SRAM..... | 46 |
| 14.4. Electrical Characteristics..... | 47 |
| 15. Clock Control System..... | 48 |
| 15.1. Features..... | 48 |
| 15.2. Block Diagram..... | 48 |
| 15.3. Functional Description..... | 49 |
| 15.3.1. Free Running Clock (FRCLK)..... | 49 |
| 15.3.2. Fast Clock (FCLK)..... | 49 |
| 15.3.3. High-Speed Clock (HCLK)..... | 49 |
| 15.3.4. Auxiliary Clock (ACLK)..... | 49 |
| 15.3.5. Clock Gating..... | 49 |
| 15.3.6. Ring Oscillator (ROSC)..... | 49 |
| 15.3.7. Trimmed 4MHz RC Oscillator..... | 49 |
| 15.3.8. Internal Slow RC Oscillator..... | 49 |
| 15.3.9. Crystal Oscillator Driver..... | 49 |
| 15.3.10. External Clock Input..... | 49 |
| 15.3.11. PLL..... | 49 |
| 15.4. Electrical Characteristics..... | 50 |
| 16. ARM Cortex-M0 Microcontroller Core..... | 51 |
| 16.1. Features..... | 51 |
| 16.2. Block Diagram..... | 51 |
| 16.3. Functional Description..... | 51 |
| 16.4. Electrical Characteristics..... | 52 |
| 16.5. Typical Performance Characteristics..... | 52 |
| 17. I/O Controller..... | 53 |
| 17.1. Features..... | 53 |
| 17.2. Block Diagram..... | 53 |
| 17.3. Functional Description..... | 53 |
| 17.4. Electrical Characteristics..... | 54 |
| 18. Serial Interface..... | 55 |
| 18.1. Block Diagram..... | 55 |
| 18.2. Functional Description..... | 55 |
| 18.2.1. I ² C Controller..... | 55 |
| 18.3. UART Controller..... | 56 |
| 18.4. SPI Controller..... | 56 |
| 18.5. Dynamic Characteristics..... | 57 |
| 19. Timers..... | 60 |
| 19.1. Block Diagram..... | 60 |
| 19.2. Functional Description..... | 61 |
| 19.2.1. Timer A..... | 61 |
| 19.2.2. Timer B..... | 61 |
| 19.2.3. Timer C..... | 61 |
| 19.2.4. Timer D..... | 62 |

| | |
|---|----|
| 19.2.5. Watchdog Timer..... | 62 |
| 19.2.6. SOC Bus Watchdog Timer..... | 62 |
| 19.2.7. Wake-Up Timer..... | 62 |
| 19.2.8. Real-Time Clock..... | 62 |
| 20. Thermal Characteristics..... | 63 |
| 21. Application Examples..... | 64 |
| 22. Package Outline and Dimensions..... | 65 |
| 22.1. TQFN66-48 Package Outline and Dimensions..... | 65 |
| 23. Change List..... | 66 |
| 24. Legal Information..... | 67 |

LIST OF TABLES

| | |
|--|----|
| Table 1. Product Selection Summary..... | 9 |
| Table 2. Ordering Information..... | 9 |
| Table 3. Absolute Maximum Ratings..... | 11 |
| Table 4. Multi-Mode Power Manager and System Pin Description..... | 14 |
| Table 5. Configurable Analog Front End Pin Description..... | 15 |
| Table 6. Application Specific Power Drivers Pin Description..... | 16 |
| Table 7. I/O Ports Pin Description..... | 16 |
| Table 8. I/O Ports Pin Description (Continued)..... | 17 |
| Table 9. I/O Ports Pin Description (Continued)..... | 18 |
| Table 10. Multi-Mode Switching Supply Controller Electrical Characteristics..... | 25 |
| Table 11. Linear Regulators Electrical Characteristics..... | 27 |
| Table 12. Power System Electrical Characteristics..... | 27 |
| Table 13. Differential Programmable Gain Amplifier (DA) Electrical Characteristics..... | 33 |
| Table 14. Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics..... | 33 |
| Table 15. General Purpose Comparator (CMP) Electrical Characteristics..... | 34 |
| Table 16. Phase Comparator (PHC) Electrical Characteristics..... | 34 |
| Table 17. Protection Comparator (PCMP) Electrical Characteristics..... | 34 |
| Table 18. Analog Output Buffer (BUF) Electrical Characteristics..... | 34 |
| Table 19. Analog Front End I/O (AIO) Electrical Characteristics..... | 36 |
| Table 20. Push Button (PBTN) Electrical Characteristics..... | 36 |
| Table 21. HP DAC and LP DAC Electrical Characteristics..... | 36 |
| Table 22. Power Driver Resources by Part Numbers..... | 38 |
| Table 23. Microcontroller Port and PWM to Power Driver Mapping..... | 40 |
| Table 24. Power Driver Delay Configuration..... | 40 |
| Table 25. Gate Drivers Electrical Characteristics..... | 41 |
| Table 26. ADC and Auto-Sampling Sequencer Electrical Characteristics..... | 45 |
| Table 27. Memory System Electrical Characteristics..... | 47 |
| Table 28. Clock Control System Electrical Characteristics..... | 50 |
| Table 29. Microcontroller and Clock Control System Electrical Characteristics..... | 52 |
| Table 30. I/O Controller Electrical Characteristics..... | 54 |
| Table 31. Serial Interface Dynamic Characteristics..... | 57 |
| Table 32. I ² C Dynamic Characteristics..... | 58 |
| Table 33. Thermal Characteristics..... | 63 |

LIST OF FIGURES


| | |
|--|----|
| Figure 1-1. Power Application Controller..... | 7 |
| Figure 2-1. Simplified Application Diagram..... | 8 |
| Figure 7-1. Architectural Block Diagram..... | 12 |
| Figure 8-1. PAC5223QM Pin Configuration (TQFN66-48 Package)..... | 13 |
| Figure 9-1. Power Supply Bypass Capacitor Routing..... | 19 |
| Figure 10-1. Multi-Mode Power Manager..... | 20 |
| Figure 10-2. Buck Mode..... | 21 |
| Figure 10-3. SEPIC Mode..... | 21 |
| Figure 10-4. Flyback Mode..... | 22 |
| Figure 10-5. Linear Regulators..... | 23 |
| Figure 10-6. Power Up Sequence..... | 23 |
| Figure 11-1. Configurable Analog Front End..... | 29 |
| Figure 12-1. Application Specific Power Drivers..... | 38 |
| Figure 12-2. Typical Gate Driver Connections..... | 39 |
| Figure 12-3. High-Side Switching Transients and Optional Circuitry..... | 40 |
| Figure 13-1. ADC with Auto-Sampling Sequencer..... | 44 |
| Figure 14-1. Memory System..... | 46 |
| Figure 15-1. Clock Control System..... | 48 |
| Figure 16-1. ARM Cortex-M0 Microcontroller Core..... | 51 |
| Figure 17-1. I/O controller..... | 53 |
| Figure 18-1. Serial Interface..... | 55 |
| Figure 18-2. I2C Timing Diagram..... | 59 |
| Figure 19-1. Timers A, B, C, and D..... | 60 |
| Figure 19-2. SOC Bus Watchdog and Wake-Up Timer..... | 61 |
| Figure 19-3. Real-Time Clock and Watchdog Timer..... | 61 |
| Figure 21-1. 3-phase Motor Drive Using PAC5223 (Simplified Diagram)..... | 64 |
| Figure 21-2. Solar LED Street Lighting Using PAC5223 (Simplified Diagram)..... | 64 |

1. GENERAL DESCRIPTION

The PAC5223 belongs to Active-Semi's broad portfolio of full-featured Power Application Controller™ (PAC) products that are highly optimized for controlling and powering next generation smart energy appliances, devices, and equipment. These application controllers integrate a 50MHz ARM® Cortex™-M0 32-bit microcontroller core with Active-Semi's proprietary and patent-pending Multi-Mode Power Manager™, Configurable Analog Front End™, and Application Specific Power Drivers™ to form the most compact microcontroller-based power and general purpose application systems ranging from digital power supply to motor control. The PAC5223 microcontroller features up to 32kB of embedded FLASH and 8kB of SRAM memory, a high-speed 10-bit 1µs analog-to-digital converter (ADC) with dual auto-sampling sequencers, 5V/3.3V I/Os, flexible clock sources, timers, a versatile 14-channel PWM engine, and several serial interfaces.

The Multi-Mode Power Manager (MMPM) provides “all-in-one” efficient power management solution for multiple types of power sources. It features a configurable multi-mode switching supply controller capable of operating in buck, SEPIC or AC/DC Flyback mode, and up to four linear regulated voltage supplies. The Application Specific Power Drivers (ASPD) are high-voltage power drivers designed for each target set of control applications, including half bridge, H-bridge, 3-phase, intelligent power module (IPM), and general purpose driving. The Configurable Analog Front End (CAFE) comprises differential programmable gain amplifiers, single-ended programmable gain amplifiers, comparators, digital-to-analog converters, and I/Os for programmable and inter-connectible signal sampling, feedback amplification, and sensor monitoring of multiple analog input signals. Together, these modules and microcontroller enable a wide range of compact applications with highly integrated power management, driving, feedback, and control for DC supply up to 70V and for line AC supply.

Figure 1-1. Power Application Controller




The PAC5223 is available in a 48-pin, 6x6 mm TQFN package. The PAC family includes a range of part numbers optimized to work with different targeted primary applications.

2. PAC FAMILY APPLICATIONS

- General purpose high-voltage system controllers
- Home appliances
- Power tools
- Motor controllers
- LED lighting controllers
- Uninterruptible power supply (UPS)
- Solar micro-inverters
- Wireless power controllers
- Digital power controllers
- Industrial applications

Figure 2-1. Simplified Application Diagram



3. PRODUCT SELECTION SUMMARY

Table 1. Product Selection Summary

| PART NUMBER | PIN PKG | POWER MANAGER | | CONFIGURABLE ANALOG FRONT END | | | | APPLICATION SPECIFIC POWER DRIVERS | | | MICROCONTROLLER | | | | | | PRIMARY APPLICATION | |
|-------------|-----------------------|---------------|--------------|-------------------------------|-----|------------|-----|------------------------------------|------------------------------|-------------|-----------------|-------------|------------|-----------|------|--|---------------------|-----------------------------------|
| | | INPUT VOLTAGE | SWMULTI-MODE | DIFF-PGA | PGA | COMPARATOR | DAC | ADC CHANNEL | POWER DRIVER | PWM CHANNEL | PROTECTFAULT | SPEED (MHz) | FLASH (kB) | SRAM (kB) | GPIO | INTERFACE | | XTAL |
| PAC5223 | 48-pin 6x6 TQFN | 5.2- 70V | Y | 3 | 4 | 10 | 2 | 10 | 3 LS (1A/1A) 3 HS (1A/1A) | 6 | Int | 50 | 32 | 8 | 25 | SPI I ² C UART SWD | N | 3 half bridge, 3-phase control |

Notes: DIFF-PGA = differential programmable gain amplifier, GD = gate driver, HS = high-side, LS = low-side, OD = open-drain driver, PGA = programmable gain amplifier, UHV = ultra-high-voltage.

4. ORDERING INFORMATION

Table 2. Ordering Information

| PART NUMBER ⁽¹⁾ | TEMPERATURE RANGE | PACKAGE | PINS | PACKING |
|----------------------------|-------------------|-----------|------------------|---------|
| PAC5223QM | -40°C to 105°C | TQFN66-48 | 48 + Exposed Pad | Tray |

⁽¹⁾ See *Product Selection Summary* for product features for each part number.

5. FEATURES

- Proprietary Multi-Mode Power Manager
 - ◆ Multi-mode switching supply controller configurable for high-voltage buck SEPIC or AC/DC Flyback topologies
 - ◆ DC supply up to 70V or line AC input
 - ◆ 4 linear regulators with power and hibernate management
 - ◆ Power and temperature monitor, warning, and fault detection
- Proprietary Configurable Analog Front End
 - ◆ 10 analog front end I/O pins
 - ◆ 3 differential programmable gain amplifiers
 - ◆ 4 single-ended programmable gain amplifiers
 - ◆ 10 comparators
 - ◆ 2 DACs (10-bit and 8-bit)
- Proprietary Application Specific Power Drivers
 - ◆ 3 low-side and 3 high-side gate drivers with 1A gate driving capability
 - ◆ Configurable delays and fast fault protection
- 50MHz ARM Cortex-M0 32-bit microcontroller core
 - ◆ Fast single cycle 32-bit x 32-bit multiplier
 - ◆ 24-bit SysTick timer
 - ◆ Nested vectored interrupt controller (NVIC) with 20 external interrupts
 - ◆ Wake-up interrupt controller allowing power-saving sleep modes
 - ◆ Clock-gating allowing low power operation
- 32kB FLASH and 8kB SRAM memory
- 10-bit 1 μ s ADC with multi-input/multi-sample control engine
 - ◆ 9 ADC inputs including input from configurable analog front end
- 3.3V I/Os
 - ◆ 3 general purpose I/Os with tri-state and dedicated analog input to ADC
- True 5V I/Os
 - ◆ 12 general purpose I/Os with tri-state, pull-up and pull-down and dedicated I/O supply
 - ◆ Configurable as true 5V or 3.3V I/Os
- Flexible clock and PLL from internal 2% oscillator, ring oscillator, external clock, or crystal
- 9 timing generators
 - ◆ Four 16-bit timers with up to 16 PWM/CC blocks and 7 independent dead-time controllers
 - ◆ 24-bit watchdog timer
 - ◆ 4s or 8s watchdog timer
 - ◆ 24-bit real time clock
 - ◆ 24-bit SysTick timer
 - ◆ Wake-up timer for sleep modes from 0.125s to 8s
- SPI, I²C, and UART communication interfaces
- SWD debug interface with interface disable function

6. ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute Maximum Ratings


(Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

| PARAMETER | VALUE | UNIT | |
|---|-----------------------------|-----------|----|
| VHM, DRM to VSSP | -0.3 to 72 | V | |
| VP to VSS | -0.3 to 20 | V | |
| CSM, REGO to VSS | -0.3 to $V_p + 0.3$ | V | |
| VSYS, AIO6/.. to VSS | -0.3 to 6 | V | |
| VCC33 to VSS | -0.3 to 4.1 | V | |
| VCC18 to VSS | -0.3 to 2.5 | V | |
| AIOx/.. (except AIO6/..), VCCIO to VSS | -0.3 to $V_{SYS} + 0.3$ | V | |
| PDX/.., PEX/.. to VSS | -0.3 to $V_{CCIO} + 0.3$ | V | |
| PCx/.. to VSSA | -0.3 to $V_{CC33} + 0.3$ | V | |
| DRLx to VSSP | -0.3 to $V_p + 0.3$ | V | |
| DRBx to VSSP | -0.3 to 84 | V | |
| DRSx to VSSP | -6 to 72 | V | |
| DRSx allowable offset slew rate (dV_{DRSx}/dt) | 5 | V/ns | |
| DRBx, DRHx to respective DRSx | -0.3 to 20 | V | |
| VSSP, VSSA to VSS | -0.3 to 0.3 | V | |
| VSS, VSYS, DRM, DRLx, DRHx, REGO RMS current ⁽¹⁾ | 0.2 | A_{RMS} | |
| VSSP RMS current ⁽¹⁾ | 0.4 | A_{RMS} | |
| VP RMS current ⁽¹⁾ | 0.6 | A_{RMS} | |
| Operating temperature range | -40 to 105 | °C | |
| Electrostatic discharge (ESD) | Human body model (JEDEC) | 2 | kV |
| | Charge device model (JEDEC) | 1 | kV |
| | Machine model (JEDEC) | 200 | V |

⁽¹⁾ Peak current can be 10 times higher than RMS value for pulses shorter than 10 μ s.

7. ARCHITECTURAL BLOCK DIAGRAM


Figure 7-1. Architectural Block Diagram



8. PIN CONFIGURATION

8.1. PAC5223QM

Figure 8-1. PAC5223QM Pin Configuration (TQFN66-48 Package)



⁽¹⁾ Recommend to leave pin 33 unconnected.

9. PIN DESCRIPTION

Table 4. Multi-Mode Power Manager and System Pin Description

| PIN NAME | PIN NUMBER | TYPE | DESCRIPTION |
|----------|------------|--------|---|
| CSM | 17 | Analog | Switching supply current sense input. Connect to the positive side of the current sense resistor. |
| DRM | 20 | Analog | Switching supply driver output. Connect to the base or gate of the external power NPN or n-channel MOSFET. See <i>PAC User Guide</i> and application notes. |
| EP (VSS) | EP | Power | Exposed pad. Must be connected to V_{SS} in a star ground configuration. Connect to a large PCB copper area for power dissipation heat sinking. |
| NC | 33 | | No connection pin. Don't make any connection on this pin. |
| VSS | 47 | Power | Ground. |
| REGO | 16 | Power | System regulator output. Connect to V_{SYS} directly or through an external power-dissipating resistor. |
| VCC18 | 48 | Power | Internally generated 1.8V core power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V_{CC18} to V_{SSA} . See Figure 9-1. Power Supply Bypass Capacitor Routing below. |
| VCC33 | 4 | Power | Internally generated 3.3V power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V_{CC33} to V_{SSA} . See PCB layout note below. |
| VCCIO | 46 | Power | Internally generated digital I/O power supply. Connect a 4.7 μ F or higher value ceramic capacitor from V_{CCIO} to V_{SSA} . See Figure 9-1. Power Supply Bypass Capacitor Routing below. |
| VHM | 19 | Power | Switching supply controller supply input. Connect a 1 μ F or higher value ceramic capacitor, or a 0.1 μ F ceramic capacitor in parallel with a 10 μ F or higher electrolytic capacitor from V_{HM} to V_{SSP} . This pin requires good capacitive bypassing to V_{SSB} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. See Figure 9-1. Power Supply Bypass Capacitor Routing below. |
| VP | 18 | Power | Main power supply. Provides power to the power drivers as well as voltage feedback path for the switching supply. Connect a properly sized supply bypass capacitor in parallel with a 0.1 μ F ceramic capacitor from V_p pin to V_{SS} for voltage loop stabilization. This pin requires good capacitive bypassing to V_{SS} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. See See Figure 9-1. Power Supply Bypass Capacitor Routing below. |
| VSYS | 15 | Power | 5V system power supply. Connect a 4.7 μ F or higher value ceramic capacitor from V_{SYS} to V_{SSP} . See Figure 9-1. Power Supply Bypass Capacitor Routing below. |

Table 5. Configurable Analog Front End Pin Description

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION |
|--------------------------|------------|----------|--------|------------------------------------|
| AIO0/DA0N | 5 | AIO0 | I/O | Analog front end I/O 0. |
| | | DA0N | Analog | Differential PGA 0 negative input. |
| AIO1/DA0P/PCMP0 | 6 | AIO1 | I/O | Analog front end I/O 1. |
| | | DA0P | Analog | Differential PGA 0 positive input. |
| | | PCMP0 | Analog | Protection comparator input 0. |
| AIO2/DA1N | 7 | AIO2 | I/O | Analog front end I/O 2. |
| | | DA1N | Analog | Differential PGA 1 negative input. |
| AIO3/DA1P/PCMP1 | 8 | AIO3 | I/O | Analog front end I/O 3. |
| | | DA1P | Analog | Differential PGA 1 positive input. |
| | | PCMP1 | Analog | Protection comparator input 1. |
| AIO4/DA2N | 9 | AIO4 | I/O | Analog front end I/O 4. |
| | | DA2N | Analog | Differential PGA 2 negative input. |
| AIO5/DA2P/PCMP2 | 10 | AIO5 | I/O | Analog front end I/O 5. |
| | | DA2P | Analog | Differential PGA 2 positive input. |
| | | PCMP2 | Analog | Protection comparator input 2. |
| AIO6/AMP6/CMP6/BUF6/PBTN | 11 | AIO6 | I/O | Analog front end I/O 6. |
| | | AMP6 | Analog | PGA input 6. |
| | | CMP6 | Analog | Comparator input 6. |
| | | BUF6 | Analog | Buffer output 6. |
| | | PBTN | Analog | Push button input. |
| AIO7/AMP7/CMP7/PHC7 | 12 | AIO7 | I/O | Analog front end I/O 7. |
| | | AMP7 | Analog | PGA input 7. |
| | | CMP7 | Analog | Comparator input 7. |
| | | PHC7 | Analog | Phase comparator input 7. |
| AIO8/AMP8/CMP8/PHC8 | 13 | AIO8 | I/O | Analog front end I/O 8. |
| | | AMP8 | Analog | PGA input 8. |
| | | CMP8 | Analog | Comparator input 8. |
| | | PHC8 | Analog | Phase comparator input 8. |
| AIO9/AMP9/CMP9/PHC9 | 14 | AIO9 | I/O | Analog front end I/O 9. |
| | | AMP9 | Analog | PGA input 9. |
| | | CMP9 | Analog | Comparator input 9. |
| | | PHC9 | Analog | Phase comparator input 9. |

Table 6. Application Specific Power Drivers Pin Description

| PIN NAME | PIN NUMBER | TYPE | DESCRIPTION |
|----------|------------|--------|------------------------------------|
| DRB3 | 26 | Analog | High-side gate driver bootstrap 3. |
| DRB4 | 29 | Analog | High-side gate driver bootstrap 4. |
| DRB5 | 32 | Analog | High-side gate driver bootstrap 5. |
| DRH3 | 25 | Analog | High-side gate driver 3. |
| DRH4 | 28 | Analog | High-side gate driver 4. |
| DRH5 | 31 | Analog | High-side gate driver 5. |
| DRL0 | 21 | Analog | Low-side gate driver 0. |
| DRL1 | 22 | Analog | Low-side gate driver 1. |
| DRL2 | 23 | Analog | Low-side gate driver 2. |
| DRS3 | 24 | Analog | High-side gate driver source 3. |
| DRS4 | 27 | Analog | High-side gate driver source 4. |
| DRS5 | 30 | Analog | High-side gate driver source 5. |

Table 7. I/O Ports Pin Description

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION |
|----------|------------|----------|--------|--------------|
| PC2/AD2 | 3 | PC2 | I/O | I/O port C2. |
| | | AD2 | Analog | ADC input 2. |
| PC3/AD3 | 2 | PC3 | I/O | I/O port C3. |
| | | AD3 | Analog | ADC input 3. |
| PC4/AD4 | 1 | PC4 | I/O | I/O port C4. |
| | | AD4 | Analog | ADC input 4. |


Table 8. I/O Ports Pin Description (Continued)

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION |
|-----------------------|------------|----------|------|---------------------------------|
| PD0/SWDIO | 39 | PD0 | I/O | I/O port D0. |
| | | SWDIO | I/O | Serial wire debug I/O. |
| PD1/SWDCL/EXTCLK | 38 | PD1 | I/O | I/O port D1. |
| | | SWDCL | I | Serial wire debug clock. |
| | | EXTCLK | I | External clock. |
| PD2/PWMA3/PWMA4/PWMB0 | 37 | PD2 | I/O | I/O port D2. |
| | | PWMA3 | I/O | Timer A PWM/capture 3. |
| | | PWMA4 | I/O | Timer A PWM/capture 4. |
| | | PWMB0 | I/O | Timer B PWM/capture 0. |
| PD3/PWMA5/PWMA7/PWMB1 | 36 | PD3 | I/O | I/O port D3. |
| | | PWMA5 | I/O | Timer A PWM/capture 5. |
| | | PWMA7 | I/O | Timer A PWM/capture 7. |
| | | PWMB1 | I/O | Timer B PWM/capture 1. |
| PD5/PWMA5/PWMC1 | 35 | PD5 | I/O | I/O port D5. |
| | | PWMA5 | I/O | Timer A PWM/capture 5. |
| | | PWMC1 | I/O | Timer C PWM/capture 1. |
| PD7/PWMA6/PWMD0 | 34 | PD7 | I/O | I/O port D7. |
| | | PWMA6 | I/O | Timer A PWM/capture 6. |
| | | PWMD0 | I/O | Timer D PWM/capture 0. |
| PE0/SPICLK | 40 | PE0 | I/O | I/O port E0. |
| | | SPICLK | I/O | SPI clock. |
| PE1/SPIMOSI/UARTTX | 41 | PE1 | I/O | I/O port E1. |
| | | SPIMOSI | I/O | SPI master out slave in (MOSI). |
| | | UARTTX | O | UART transmit output. |
| PE2/SPIMISO/UARTRX | 42 | PE2 | I/O | I/O port E2. |
| | | SPIMISO | I/O | SPI master in slave out (MISO). |
| | | UARTRX | I | UART receive input. |

Table 9. I/O Ports Pin Description (Continued)

| PIN NAME | PIN NUMBER | FUNCTION | TYPE | DESCRIPTION |
|--------------------|------------|----------|------|-----------------------------|
| PE3/SPICS0/nRESET1 | 43 | PE3 | I/O | I/O port E3. |
| | | SPICS0 | O | SPI chip select 0. |
| | | nRESET1 | I | Reset input 1 (active low). |
| PE4/SPICS1/I2CSCL | 44 | PE4 | I/O | I/O port E4. |
| | | SPICS1 | O | SPI chip select 1. |
| | | I2CSCL | I/O | I2C clock. |
| PE5/SPICS2/I2CSDA | 45 | PE5 | I/O | I/O port E5. |
| | | SPICS2 | O | SPI chip select 2. |
| | | I2CSDA | I/O | I2C data. |

Figure 9-1. Power Supply Bypass Capacitor Routing




10. MULTI-MODE POWER MANAGER (MMPM)

10.1. Features

- Multi-mode switching supply controller configurable as high voltage buck, SEPIC or AC/DC Flyback
- DC supply up to 70V or line AC input
- 4 linear regulators with power and hibernate management
- Power and temperature monitor, warning, and fault detection

10.2. Block Diagram

Figure 10-1. Multi-Mode Power Manager



10.3. Functional Description

The Multi-Mode Power Manager (Figure 10-1) is optimized to efficiently provide "all-in-one" power management required by the PAC and associated application circuitry from a wide range of input power sources. It incorporates a dedicated multi-mode switching supply (MMSS) controller operable as a buck, SEPIC or AC/DC flyback converter to efficiently convert power from a DC input source to generate a main supply output V_P . Four linear regulators provide V_{SYS} , V_{CC10} , V_{CC33} , and V_{CC18} supplies for 5V system, 5V or 3.3V I/O, 3.3V mixed signal, and 1.8V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

10.3.1. Multi-Mode Switching Supply (MMSS) Controller

The MMSS controller drives an external power transistor for pulse-width modulation switching of an inductor or transformer for power conversion. The DRM output drives the gate of the n-channel MOSFET or the base of the NPN between the V_{HM} on state and V_{SSP} off state at proper duty cycle and switching frequency to ensure that the main supply voltage V_P is regulated. The V_P regulation voltage is initially set to 15V during start up, and can be reconfigured to be 5V,

9V, or 12V by the microcontroller after initialization. When V_p is lower than the target regulation voltage, the internal feedback control circuitry causes the inductor current to increase to raise V_p . Conversely, when V_p is higher than the regulation voltage, the feedback loop control causes the inductor current to decrease to lower V_p . The feedback loop is internally stabilized. The output current capability of the switching supply is determined by the external current sense resistor. In the high-side current sense buck or SEPIC mode, the inductor current signal is sensed differentially between the CSM pin and V_p , and has a peak current limit threshold of 0.26V. In the low-side current sense flyback mode, the inductor current signal is sensed differentially between the CSM pin and V_{SSP} , and has a peak current limit threshold of 1V.

The MMSS controller is flexible and configurable as a buck, SEPIC or an AC/DC converter. Input sources include battery supply for buck mode (Figure 10-2) or SEPIC mode (Figure 10-3), and AC Line Supply for AC/DC Flyback (Figure 10-4). The MMSS controller operational mode is determined by external configuration and register settings from the microcontroller after power up. It can operate in either high-side or low-side current sense mode, and does not require external feedback loop compensation circuitry. For optional extended application range, the MMSS also incorporates additional digital control by the microcontroller to add accurate computations for outer feedback loop control such as power factor correction and accurate current control.

Figure 10-2. Buck Mode




Figure 10-3. SEPIC Mode





Figure 10-4. Flyback Mode




The MMSS detects and selects between high-side and low-side mode during start up based on the placement of the current sense resistor and the CSM pin voltage. It employs a safe start up mode with a 9.5kHz switching frequency until V_P exceeds 4.3V under-voltage-lockout threshold, then transitions to the 45kHz default switching frequency for at least 6ms to bring V_P close to the target voltage, before enabling the linear regulators. Any extra load should only be applied after the supplies are available and the microprocessor has initialized. The switching frequency can be reconfigured by the microprocessor to be 181kHz to 500kHz in the high switching frequency mode for battery-based applications, and to be 45kHz to 125kHz in the low switching frequency mode for AC applications. Upon initialization, the microcontroller must reconfigure the MMSS to the desired settings for V_P regulation voltage, switching mode, switching frequency, and V_{HM} clamp. Refer to the PAC application notes and user guide for MMSS controller design and programming.

If a stable external 5V to 18V power source is available, it can power the V_P main supply and all the linear regulators directly without requiring the MMSS controller to operate. In such applications, V_{HM} can be connected directly to V_P and the microcontroller should disable the MMSS upon initialization to reduce power loss.

10.3.2. Linear Regulators

The MMPM includes up to four linear regulators. The system supply regulator is a medium voltage regulator that takes the V_P supply and sources up to 200mA at REGO until V_{SYS} , externally coupled to REGO, reaches 5V. This allows a properly rated external resistor to be connected from REGO to V_{SYS} to close the current loop and offload power dissipation between V_P and V_{SYS} . Once V_{SYS} is above 4V, the three additional 40mA linear regulators for V_{CC10} , V_{CC33} , and V_{CC18} supplies sequentially power up. Figure 10-5 shows typical circuit connections for the linear regulators. For 5V I/O systems, short the V_{CC10} pin to V_{SYS} to bypass the V_{CC10} regulator. For 3.3V I/O systems, the V_{CC10} regulator generates 3.3V. The V_{CC33} and V_{CC18} regulators generate 3.3V and 1.8V, respectively. When V_{SYS} , V_{CC10} , V_{CC33} , and V_{CC18} are all above their respective power good thresholds, and the configurable power on reset duration has expired, the microcontroller is initialized.


Figure 10-5. Linear Regulators



10.3.3. Power Up Sequence

The MMPM follows a typical power up sequence as in the Figure 10-6 below. A typical sequence begins with input power supply being applied, followed by the safe start up and start up durations to bring the switching supply output V_P to 15V, before the linear regulators are enabled. When all the supplies are ready, the internal clocks become available, and the microcontroller starts executing from the program memory. During initialization, the microcontroller can reconfigure the switching supply to a different V_P regulation voltage such as 15V and to an appropriate switching frequency and switching mode. The total loading on the switching supply must be kept below 25% of the maximum output current until after the reconfiguration of the switching supply is complete. For AC input supply applications, the start up sequence includes an additional charging time for V_{HM} depending on the start-up resistor and capacitor values.

Figure 10-6. Power Up Sequence



10.3.4. Hibernate Mode

The IC can go into an ultra-low power hibernate mode via the microcontroller firmware or via the optional push button (PBTN, see *Push Button* description in *Configurable Analog Front End*). In hibernate mode, only a minimal amount (typically 18µA) of current is used by V_{HM} , and the MMSS controller and all internal regulators are shut down to eliminate power drain from the output supplies. The system exits hibernate mode after a wake-up timer duration (configurable from

125ms to 8s or infinite) has expired or, if push button enabled, after an additional push button event has been detected. When exiting the hibernate mode, the power manager goes through the start up cycle and the microcontroller is reinitialized. Only the persistent power manager status bits (resets and faults) are retained during hibernation.

10.3.5. Power and Temperature Monitor

Whenever any of the V_{SYS} , V_{CCIO} , V_{CC33} , or V_{CC18} power supplies falls below their respective power good threshold voltage, a fault event is detected and the microcontroller is reset. The microcontroller stays in the reset state until V_{SYS} , V_{CCIO} , V_{CC33} , and V_{CC18} supply rails are all good again and the reset time has expired. A microcontroller reset can also be initiated by a maskable temperature fault event that occurs when the IC temperature reaches 170°C. The fault status bits are persistent during reset, and can be read by the microcontroller upon re-initialization to determine the cause of previous reset.

A power monitoring signal V_{MON} is provided onto the ADC pre-multiplexer for monitoring various internal power supplies. V_{MON} can be set to be V_{CC18} , $0.4 \cdot V_{CC33}$, $0.4 \cdot V_{CCIO}$, $0.4 \cdot V_{SYS}$, $0.1 \cdot V_{REGO}$, $0.1 \cdot V_P$, $0.0333 \cdot V_{HM}$, or the internal compensation voltage V_{COMP} for switching supply power monitoring.

For power and temperature warning, a V_P low event at 77% of the regulation voltage and an IC temperature warning event at 140°C are provided as maskable interrupts to the microcontroller. These warnings allow the microcontroller to safely power down the system.

In addition to the temperature warning interrupt and fault reset, a temperature monitor signal $V_{TEMP} = 1.5 + 5.04e-3 \cdot (T - 25^\circ\text{C})$ (V) is provided onto the ADC pre-multiplexer for IC temperature measurement.

10.3.6. Voltage Reference

The reference block includes a 2.5V high precision reference voltage that provides the 2.5V reference voltage for the ADC, the DACs, and the 4-level programmable threshold voltage V_{THREF} (0.1V, 0.2V, 0.5V, and 1.25V).

10.4. Electrical Characteristics

Table 10. Multi-Mode Switching Supply Controller Electrical Characteristics

 ($V_{HM} = 24V$, $V_P = 12V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|---|------|------|------|---------|
| Input Supply (V_{HM}) | | | | | | |
| $I_{HIB;VHM}$ | V_{HM} hibernate mode supply current | V_{HM} , hibernate mode | | 18 | 36 | μA |
| $I_{SU;VHM}$ | V_{HM} start up supply current | $V_{HM} < V_{UVLOR;VHM}$ | | 75 | 120 | μA |
| $I_{OP;VHM}$ | V_{HM} operating supply current | DRM floating | | 0.3 | 0.5 | mA |
| $V_{OP;VHM}$ | V_{HM} operating voltage range | | 5.0 | | 70 | V |
| $V_{UVLOR;VHM}$ | V_{HM} under-voltage lockout rising | | 7 | 7.4 | 8 | V |
| $V_{UVLOF;VHM}$ | V_{HM} under-voltage lockout falling | | 6 | 6.6 | 7 | V |
| $V_{CLAMP;VHM}$ | V_{HM} clamp voltage | Clamp enabled, sink current = $100\mu A$ | 14.5 | 16.9 | 19.5 | V |
| $I_{CLAMP;VHM}$ | V_{HM} clamp sink current limit | Clamp enabled | | 4 | | mA |
| Output Supply and Feedback (V_P) | | | | | | |
| $V_{REG;VP}$ | V_P output regulation voltage | Programmable to 5V, 9V, 12V, or 15V Load = 0 to 500mA | -7 | -1 | 5 | % |
| $k_{POK;VP}$ | V_P power OK threshold | V_P rising, hysteresis = 10% | 82 | 87 | 92 | % |
| $k_{OVP;VP}$ | V_P over voltage protection threshold | V_P rising, hysteresis = 15% MMPM Controller enabled | | 136 | | % |
| Switching Control | | | | | | |
| $f_{SWMACC;DRM}$ | Switching frequency accuracy | | -10 | | 10 | % |
| $f_{SWM;DRM}$ | Switching frequency programmable range | High frequency mode, 8 settings | 181 | | 500 | kHz |
| | | Low frequency mode, 8 settings | 45 | | 125 | |
| $f_{SSU;DRM}$ | Safe start up switching frequency | | | 9.5 | | kHz |
| $t_{ONMIN;DRM}$ | Minimum on time | | | 440 | | ns |
| $t_{OFFMIN;DRM}$ | Minimum off time | Low duty-cycle & Low-frequency mode | | 25 | | % |
| | | Low duty-cycle & High frequency mode | | 440 | | nS |
| | | High duty-cycle mode | | 820 | | nS |

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|--|------------------------------------|------------|------|------|------|
| Current Sense (CSM Pin) | | | | | | |
| $V_{DET,CSM}$ | CSM mode detection threshold | Rising, hysteresis = 50mV | 0.40 | 0.55 | 0.69 | V |
| $V_{HSLIM,CSM}$ | High-side current limit threshold | 181kHz, duty = 25%, relative to VP | 0.17 | 0.26 | 0.35 | V |
| $V_{LSLIM,CSM}$ | Low-side current limit threshold | 45kHz, duty = 25% | 0.7 | 1 | 1.48 | V |
| $t_{BLANK,CSM}$ | Current sense blanking time | | | 200 | | ns |
| $V_{PROT,CSM}$ | Low-side abnormal current sense protection threshold | $V_P < 4.3V$ | | 0.8 | | V |
| | | $V_P > 4.3V$ | | 1.9 | | |
| Gate Driver Output (DRM Pin) | | | | | | |
| $V_{OH,DRM}$ | High-level output voltage | $I_{DRM} = -20mA$ | $V_{HM}-1$ | | | V |
| $V_{OL,DRM}$ | Low-level output voltage | $I_{DRM} = 20mA$ | 0.6 | | | V |
| $I_{OH,DRM}$ | High-level output source current | $V_{DRM} = V_{HM} - 5V$ | -0.30 | | | A |
| $I_{OL,DRM}$ | Low-level output sink current | $V_{DRM} = 5V$ | 0.50 | | | A |
| $t_{PD,DRM}$ | Strong pull down pulse width | High-side current sense mode | 240 | | | ns |

Table 11. Linear Regulators Electrical Characteristics

 ($V_P = 12V$ and $T_A = -40^\circ C$ to $105^\circ C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|--|---------------------------------|-----|-------|---------|
| $V_{OP,VP}$ | V_P operating voltage range | | 4.5 | | 18 | V |
| $V_{UVLO,VP}$ | V_P under-voltage-lockout threshold | V_P rising, hysteresis = 0.2V | 4 | 4.3 | 4.5 | V |
| $I_{Q,VP}$ | V_P quiescent supply current | Power manager only, including $I_{Q,VSYS}$ | | 400 | 750 | μA |
| $I_{Q,VSYS}$ | V_{SYS} quiescent supply current | V_{CCIO} , V_{CC33} , and V_{CC18} regulators only | | 350 | 600 | μA |
| V_{SYS} | V_{SYS} output voltage | Load = 10 μA to 200mA | 4.8 | 5 | 5.18 | V |
| V_{CCIO} | V_{CCIO} output voltage | Load = 10mA | V_{CCIO} shorted to V_{SYS} | | | V |
| | | | V_{CCIO} from regulator | | | |
| V_{CC33} | V_{CC33} output voltage | Load = 10mA | 3.185 | 3.3 | 3.415 | V |
| V_{CC18} | V_{CC18} output voltage | Load = 10mA | 1.834 | 1.9 | 1.979 | V |
| $I_{LIM,VSYS}$ | V_{SYS} regulator current limit | | 220 | 330 | | mA |
| $I_{LIM,VCCIO}$ | V_{CCIO} regulator current limit | | 45 | 80 | | mA |
| $I_{LIM,VCC33}$ | V_{CC33} regulator current limit | | 45 | 80 | | mA |
| $I_{LIM,VCC18}$ | V_{CC18} regulator current limit | | 45 | 80 | | mA |
| k_{SCFB} | Short circuit current fold back | | | 50 | | % |
| $V_{DO,VSYS}$ | V_{SYS} dropout voltage | $V_P = 5V$, $I_{SYS} = 100mA$ | | 350 | 680 | mV |
| $V_{UVLO,VSYS}$ | V_{SYS} under-voltage-lockout threshold | V_{SYS} rising, hysteresis = 0.2V | 3.5 | 4 | 4.4 | V |
| k_{POKIO} | V_{CCIO} Power OK threshold | V_{CCIO} rising, hysteresis = 10% | 75 | 82 | 89 | % |
| k_{POK33} | V_{CC33} Power OK threshold | V_{CC33} rising, hysteresis = 10% | 71 | 78 | 85 | % |
| k_{POK18} | V_{CC18} Power OK threshold | V_{CC18} falling, hysteresis = 10% | 58 | 66 | 74 | % |






Table 12. Power System Electrical Characteristics

 ($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, and $T_A = -40^\circ C$ to $105^\circ C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------|--|--------------------------------------|-------|--------|-------|------------|
| V_{REF} | Reference voltage | $T_A = 25^\circ C$ | 2.487 | 2.5 | 2.513 | V |
| | | $T_A = -40^\circ C$ to $105^\circ C$ | 2.463 | 2.5 | 2.537 | |
| k_{MON} | Power monitoring voltage (V_{MON}) coefficient | V_{CC18} | | 1 | | V/V |
| | | V_{SYS} , V_{CCIO} , V_{CC33} | | 0.4 | | |
| | | V_B , V_{REGO} | | 0.1 | | |
| | | V_{HM} | | 0.0333 | | |
| V_{TEMP} | Temperature monitor voltage at $25^\circ C$ | $T_A = 25^\circ C$, at ADC | 1.475 | 1.5 | 1.540 | V |
| k_{TEMP} | Temperature monitor coefficient | At ADC | | 5.04 | | mV/K |
| T_{WARN} | Over-temperature warning threshold | Hysteresis = $10^\circ C$ | | 140 | | $^\circ C$ |
| T_{FAULT} | Over-temperature fault threshold | Hysteresis = $10^\circ C$ | | 170 | | $^\circ C$ |

10.5. Typical Performance Characteristics


($V_p = 12V$ and $T_A = 25^\circ C$ unless otherwise specified.)



11. CONFIGURABLE ANALOG FRONT END (CAFE)

11.1. Block Diagram

Figure 11-1. Configurable Analog Front End



11.2. Functional Description

The device includes a Configurable Analog Front End (CAFE, Figure 11-1) accessible through up to 10 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of up to 3 differential programmable gain amplifiers, 4 single-ended programmable gain amplifiers, 4 general purpose comparators, 3 phase comparators, 10 protection comparators, and one buffer output. These pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

11.2.1. Differential Programmable Gain Amplifier (DA)

The DAxP and DAxN pin pair are positive and negative inputs, respectively, to a differential programmable gain amplifier. The differential gain can be programmable to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x for zero ohm signal source impedance. The differential programmable gain amplifier has -0.3V to 3.5V input common mode range, and its output can be configured for routing directly to the ADC pre-multiplexer, or through a sample-and-hold circuit synchronized with the ADC auto-sampling mechanism. Each differential amplifier is accompanied by offset calibration circuitry, and two protection comparators for protection event monitoring. The programmable gain differential amplifier is optimized for use with signal source impedance lower than 500Ω and with matched source impedance on both positive and negative inputs for minimal offset. The effective gain is scaled by $13.5k / (13.5k + R_{SOURCE})$, where R_{SOURCE} is the matched source impedance of each input.

11.2.2. Single-Ended Programmable Gain Amplifier (AMP)

Each AMPx input goes to a single-ended programmable gain amplifier with signal relative to V_{SSA} . The amplifier gain can be programmed to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x, or as analog feed-through. The programmable gain amplifier output is routed via a multiplexer to the configurable analog signal matrix CASM.

11.2.3. General Purpose Comparator (CMP)

The general purpose comparator takes the CMPx input and compares it to either the programmable threshold voltage (V_{THREF}) or a signal from the configurable analog signal matrix CASM. The comparator has 0V to V_{SYS} input common mode range, and its polarity-selectable output is routed via a multiplexer to either a data input bit or the configurable digital signal matrix CDSM. Each general purpose comparator has two mask bits to prevent or allow rising or falling edge of its output to trigger second microcontroller interrupt INT2, where INT2 can be configured to active protection event PR1.

11.2.4. Phase Comparator (PHC)

The phase comparator takes the PHCx input and compares it to either the programmable threshold voltage (V_{THREF}) or a signal from the configurable analog signal matrix CASM. The comparison signal can be set to a phase reference signal generated by averaging the PHCx input voltages. In a three-phase motor control application, the phase reference signal acts as a virtual center tap for BEMF detection. The PHCx inputs are optionally fed through to the CASM. The phase comparator has 0V to V_{SYS} input common mode range, and its polarity-selectable output is routed to a data input bit and to the phase/position multiplexer synchronized with the auto-sampling sequencers.

11.2.5. Protection Comparator (PCMP)

Two protection comparators are provided in association with each differential programmable gain amplifier, with outputs available to trigger protection events and accessible as read-back output bits. The high-speed protection (HP) comparator compares the PCMPx pin to the 8-bit HP DAC output voltage, with full scale voltage of 2.5V. The limit protection (LP) comparator compares the differential programmable gain amplifier output to the 10-bit LP DAC output voltage, with full scale voltage of 2.5V.

Each protection comparator has a mask bit to prevent or allow it to trigger the main microcontroller interrupt INT1. Each protection comparator also has one mask bit to prevent or allow it to activate protection event PR1, and another mask bit to prevent or allow it to activate protection event PR2. These two protection events can be used directly by protection circuitry in the Application Specific Power Drivers (ASPD) to protect devices being driven.

11.2.6. Analog Output Buffer (BUF)

A subset of the signals from the configurable analog signal matrix CASM can be multiplexed to the BUF6 pin for external use. The buffer offset voltage can be minimized with the built-in swap function.

11.2.7. Analog Front End I/O (AIO)

Up to 10 AIOx pins are available in the device. In the analog front end I/O mode, the pin can be configured to be a digital input or digital open-drain output. The AIOx input or output signal can be set to a data input or output register bit, or multiplexed to one of the signals in the configurable digital signal matrix CDSM. The signal can be set to active high (default) or active low, with V_{SYS} supply rail. Where AIO_{6,7,8,9} supports microcontroller interrupt for external signals. Each has two mask bits to prevent or allow rising or falling edge of its corresponding digital input to trigger second microcontroller interrupt INT2.

11.2.8. Push Button (PBTN)

The push button PBTN, when enabled, can be used by the microcontroller to detect a user active-low push button event and to put the system into an ultra-low-power hibernate mode. Once the system is in hibernate mode, PBTN can be used to wake up the system. In addition, PBTN can also be used as a hardware reset for the microcontroller when it is held low for longer than 8s during normal operation. The PBTN input is active low and has a 55k Ω pull-up resistor to 3V.

11.2.9. HP DAC and LP DAC

The 8-bit HP DAC can be used as the comparison voltage for the high-speed protection (HP) comparators, or routed for general purpose use via the AB2 signal in the CASM. The HP DAC output full scale voltage is 2.5V.

The 10-bit LP DAC can be used as the comparison voltage for the limit protection (LP) comparators, or routed for general purpose use via the AB3 signal in the CASM. The LP DAC output full scale voltage is 2.5V.

11.2.10. ADC Pre-Multiplexer

The ADC pre-multiplexer is a 16-to-1 multiplexer that selects between the 3 differential programmable gain amplifier outputs, AB1 through AB9, temperature monitor signal (V_{TEMP}), power monitor signal (V_{MON}), and offset calibration reference ($V_{REF} / 2$). The ADC pre-multiplexer can be directly controlled or automatically scanned by the auto-sampling sequencer.

When the ADC pre-multiplexer is automatically scanned, the unbuffered or sensitive signals should be masked by setting appropriate register bits.

11.2.11. Configurable Analog Signal Matrix (CASM)

The CASM has 9 general purpose analog signals labeled AB1 through AB9 that can be used for:

- Routing the single-ended programmable gain amplifier or analog feed-through output to AB1 through AB9
- Routing an analog signal via AB1, AB2, or AB3 to the negative input of a general purpose comparator or phase comparator
- Routing the 8-bit HP DAC output to AB2
- Routing the 10-bit LP DAC output to AB3
- Routing analog signals via AB1 through AB12 to the ADC pre-multiplexer
- Routing phase comparator feed-through signals to AB7, AB8, and AB9, and averaged voltage to AB1

11.2.12. Configurable Digital Signal Matrix (CDSM)

The CDSM has 7 general purpose bi-directional digital signals labeled DB1 through DB7 that can be used for:

- Routing the AIOx input to or output signals from DB1 through DB7
- Routing the general purpose comparator output signals to DB1 through DB7

11.3. Electrical Characteristics

Table 13. Differential Programmable Gain Amplifier (DA) Electrical Characteristics

 ($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|--|--|------|-----|-----|------------|
| $I_{CC,DA}$ | Operating supply current | Each enabled amplifier | | 150 | 300 | μA |
| $V_{ICMR,DA}$ | Input common mode range | | -0.3 | | 3.5 | V |
| $V_{OLR,DA}$ | Output linear range | | 0.1 | | 3.5 | V |
| $V_{OS,DA}$ | Input offset voltage | Gain = 48x, $V_{DAXP} = V_{DAXN} = 0V$, $T_A = 25^{\circ}C$ | -8 | | 8 | mV |
| $A_{VZ,DA}$ | Differential amplifier gain (zero ohm source impedance) | Gain = 1x | | 1 | | |
| | | Gain = 2x | | 2 | | |
| | | Gain = 4x | | 4 | | |
| | | Gain = 8x, $V_{DAXP} = 125mV$, $V_{DAXN} = 0V$, $T_A = 25^{\circ}C$ | -2% | 8 | 2% | |
| | | Gain = 16x | | 16 | | |
| | | Gain = 32x | | 32 | | |
| | | Gain = 48x | | 48 | | |
| $K_{CMRR,DA}$ | Common mode rejection ratio | Gain = 8x, $V_{DAXP} = V_{DAXN} = 0V$, $T_A = 25^{\circ}C$ | | 55 | | dB |
| $R_{INDIF,DA}$ | Differential input impedance | | | 27 | | k Ω |
| | Slew rate ⁽¹⁾ | Gain = 8x | 7 | 10 | | V/ μs |
| $t_{ST,DA}$ | Settling time ⁽¹⁾ | To 1% of final value | | 200 | 400 | ns |

⁽¹⁾ Guaranteed by design.

Table 14. Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics

 ($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------|------------------------------|---|-----|-----|-----|------------|
| $I_{CC,AMP}$ | Operating supply current | Each enabled amplifier | | 80 | 140 | μA |
| $V_{OLR,AMP}$ | Output linear range | | 0.1 | | 3.5 | V |
| $V_{OS,AMP}$ | Input offset voltage | Gain = 1x, $T_A = 25^{\circ}C$, $V_{AMPX} = 2.5V$ | -10 | | 10 | mV |
| $A_{V,AMP}$ | Amplifier gain | Gain = 1x | | 1 | | |
| | | Gain = 2x | | 2 | | |
| | | Gain = 4x | | 4 | | |
| | | Gain = 8x, $V_{AMPX} = 125mV$, $T_A = 25^{\circ}C$ | -2% | 8 | 2% | |
| | | Gain = 16x | | 16 | | |
| | | Gain = 32x | | 32 | | |
| | | Gain = 48x | | 48 | | |
| $I_{IN,AMP}$ | Input current | | | 0 | 1 | μA |
| | Slew rate ⁽¹⁾ | Gain = 8x | 8 | 12 | | V/ μs |
| $t_{ST,AMP}$ | Settling time ⁽¹⁾ | To 1% of final value | | 150 | 300 | ns |

⁽¹⁾ Guaranteed by design.

Table 15. General Purpose Comparator (CMP) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------|---|-----|-----|------------------|------|
| I _{CC,CMP} | Operating supply current | Each enabled comparator | | 35 | 110 | μA |
| V _{ICMR,CMP} | Input common mode range | | 0 | | V _{SYS} | V |
| V _{OS,CMP} | Input offset voltage | V _{CMPx} = 2.5V, T _A = 25°C | -10 | | 10 | mV |
| V _{HYS,CMP} | Hysteresis | | | 23 | | mV |
| I _{IN,CMP} | Input current | | | 0 | 1 | μA |
| t _{DEL,CMP} | Comparator delay ⁽¹⁾ | | | | 0.1 | μs |

⁽¹⁾ Guaranteed by design.

Table 16. Phase Comparator (PHC) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------|---|-----|-----|------------------|------|
| I _{CC,PHC} | Operating supply current | Each enabled comparator | | 35 | 110 | μA |
| V _{ICMR,PHC} | Input common mode range | | 0 | | V _{SYS} | V |
| V _{OS,PHC} | Input offset voltage | V _{PHCx} = 2.5V, T _A = 25°C | -10 | | 10 | mV |
| V _{HYS,PHC} | Hysteresis | | | 23 | | mV |
| I _{IN,PHC} | Input current | | | 0 | 1 | μA |
| t _{DEL,PHC} | Comparator delay ⁽¹⁾ | | | | 0.1 | μs |

⁽¹⁾ Guaranteed by design.

Table 17. Protection Comparator (PCMP) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---------------------------------|--|-----|-----|---------------------|------|
| I _{CC,PCMP} | Operating supply current | Each enabled comparator | | 35 | 100 | μA |
| V _{ICMR,PCMP} | Input common mode range | | 0.3 | | V _{SYS} -1 | V |
| V _{OS,PCMP} | Input offset voltage | V _{PCMPx} = 2.5V, T _A = 25°C | -10 | | 10 | mV |
| V _{HYS,PCMP} | Hysteresis | | | 20 | | mV |
| I _{IN,PCMP} | Input current | | | 0 | 1 | μA |
| t _{DEL,PCMP} | Comparator delay ⁽¹⁾ | | | | 0.1 | μs |

⁽¹⁾ Guaranteed by design.

Table 18. Analog Output Buffer (BUF) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|--------------------------|--|------|-----|-----|------|
| I _{CC,BUF} | Operating supply current | No load | | 35 | 100 | μA |
| V _{ICMR,BUF} | Input common mode range | | 0.05 | | 3.5 | V |
| V _{OLR,AMP} | Output linear range | | 0.1 | | 3.5 | V |
| V _{OS,BUF} | Offset voltage | V _{BUF} = 2.5V, T _A = 25°C | -18 | | 18 | mV |
| I _{OMAX} | Maximum output current | C _L = 0.1nF | 0.8 | 1.3 | | mA |

Table 19. Analog Front End I/O (AIO) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-----------------------------------|--|-----|-----|-----|------|
| V _{AIO} | Pin voltage range | | 0 | | 5 | V |
| V _{IH,AIO} | High-level input voltage | | 2.2 | | | V |
| V _{IL,AIO} | Low-level input voltage | | | | 0.8 | V |
| R _{PD,AIO} | Pull-down resistance | Input mode | 0.5 | 1 | 1.8 | MΩ |
| V _{OL,AIO} | Low-level output voltage | I _{AIOx} = 7mA, open-drain output mode | | | 0.4 | V |
| I _{OL,AIO} | Low-level output sink current | V _{AIOx} = 0.4V, open-drain output mode | 6 | 14 | | mA |
| I _{LK,AIO} | High-level output leakage current | V _{AIOx} = 5V, open-drain output mode | | 0 | 10 | μA |

Table 20. Push Button (PBTN) Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--------------------------|-------------------------------|-----|-----|------|------|
| V _{I,PBTN} | Input voltage range | | 0 | | 5 | V |
| V _{IH,PBTN} | High-level input voltage | | 2 | | | V |
| V _{IL,PBTN} | Low-level input voltage | | | | 0.35 | V |
| R _{PU,PBTN} | Pull-up resistance | To 3V, push button input mode | 40 | 55 | 95 | kΩ |

Table 21. HP DAC and LP DAC Electrical Characteristics

 (V_{SYS} = V_{CCIO} = 5V, and T_A = -40°C to 105°C unless otherwise specified.)


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|----------------------------------|---------------------------------|-------|-----|-------|------|
| V _{DACREF} | DAC reference voltage | T _A = 25°C | 2.480 | 2.5 | 2.520 | V |
| | | T _A = -40°C to 105°C | 2.453 | 2.5 | 2.547 | |
| | HP 8-bit DAC INL ⁽¹⁾ | | -1 | | 1 | LSB |
| | HP 8-bit DAC DNL ⁽¹⁾ | | -0.5 | | 0.5 | LSB |
| | LP 10-bit DAC INL ⁽¹⁾ | | -2 | | 2 | LSB |
| | LP 10-bit DAC DNL ⁽¹⁾ | | -1 | | 1 | LSB |

⁽¹⁾ Guaranteed by design and characterization.


11.4. Typical Performance Characteristics

($V_{SYS} = 5V$ and $T_A = 25^\circ C$ unless otherwise specified.)


Differential PGA (DAx) Gain Characteristics at 1x, 2x, 4x, and 8x Settings




Differential PGA (DAx) Gain Characteristics at 16x, 32x, and 48x Settings




PGA (AMPx) Gain Characteristics at 1x, 2x, 4x, and 8x Settings




PGA (AMPx) Gain Characteristics at 16x, 32x, and 48x Settings



LP DAC Output Voltage vs. Input Code



HP DAC Output Voltage vs. Input Code




12. APPLICATION SPECIFIC POWER DRIVERS (ASPD)

12.1. Features

- 3 low-side and 3 high-side gate drivers
- 1A gate driving capability
- Open-drain drivers with input capability
- Configurable delays and fast fault protection

12.2. Block Diagram

Figure 12-1. Application Specific Power Drivers




12.3. Functional Description

The Application Specific Power Drivers (ASPD, Figure 12-1) module handles power driving for power control applications. The PAC5223 has three low-side gate drivers (DRLx), three high-side gate drivers (DRHx). Each gate driver can drive an external MOSFET or IGBT switch in response to high-speed control signals from the microcontroller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver.

Figure 12-2 below shows typical gate driver connections and Table 22 shows the ASPD available resources. The PAC5223 gate drivers support up to a 70V supply.

Table 22. Power Driver Resources by Part Numbers

Figure 12-2. Typical Gate Driver Connections



| PART NUMBER | LOW-SIDE GATE DRIVER | | HIGH-SIDE GATE DRIVER | | |
|-------------|----------------------|----------------------|-----------------------|------------|----------------------|
| | DRL _x | SOURCE /SINK CURRENT | DRH _x | MAX SUPPLY | SOURCE/ SINK CURRENT |
| PAC5223 | 3 | 1A/1A | 3 | 70V | 1A/1A |

The ASPD includes built-in configurable fault protection for the internal gate drivers.

12.3.1. Low-Side Gate Driver

The DRL_x low-side gate driver drives the gate of an external MOSFET or IGBT switch between the low-level V_{SSP} power ground rail and high-level V_P supply rail. The DRL_x output pin has sink and source output current capability of 1A. Each low-side gate driver is controlled by a microcontroller port signal with 4 configurable levels of propagation delay.

12.3.2. High-Side Gate Driver


The DRH_x high-side gate driver drives the gate of an external MOSFET or IGBT switch between its low-level DRS_x driver source rail and its high-level DRB_x bootstrap rail. The DRS_x pin can go up to 70V steady state. The DRH_x output pin has sink and source output current capability of 1A. The DRB_x bootstrap pin can have a maximum operating voltage of 16V relative to the DRS_x pin, and up to 82V steady state. The DRS_x pin is designed to tolerate momentary switching negative spikes down to -5V without affecting the DRH_x output state. Each high-side gate driver is controlled by a microcontroller port signal with 4 configurable levels of propagation delay.

For bootstrapped high-side operation, connect an appropriate capacitor between DRB_x and DRS_x and a properly rated bootstrap diode from V_P to DRB_x. To operate the DRH_x output as a low-side gate driver, connect its DRB_x pin to V_P and its DRS_x pin to V_{SSP} .

12.3.3. High-Side Switching Transients

Typical high-side switching transients are shown in Figure 12-3(a). To ensure functionality and reliability, the DRS_x and DRB_x pins must not exceed the peak and undershoot limit values shown. This should be verified by probing the DRB_x and DRS_x pins directly relative to VSS pin. A small resistor and diode clamp for the DRS_x pin can be used to make sure that the pin voltage stays within the negative limit value. In addition, the high-side slew rate dV/dt must be kept within $\pm 5V/ns$ for DRS_x. This can be achieved by adding a resistor-diode pair in series, and an optional capacitor in parallel with the power switch gate. The parallel capacitor also provides a low impedance and close gate shunt against coupling from the switch drain. These optional protection and slew rate control are shown in Figure 12-3(b).

Figure 12-3. High-Side Switching Transients and Optional Circuitry



(a) High-Side Switching Transients

(b) Optional Transient Protection and Slew Rate Control

12.3.4. Power Drivers Control

All power drivers are initially disabled from power-on-reset. To enable the power drivers, the microprocessor must first set the driver enable bit to '1'. The gate drivers are controlled by the microcontroller ports and/or PWM signals according to Table 23, with configurable delays as shown in Table 24. The OHIx open-drain drivers are controlled by their corresponding register bits. Refer to the PAC application notes and user guide for additional information on power drivers control programming.

Table 23. Microcontroller Port and PWM to Power Driver Mapping

| PART NUMBER | PWMA0 | PWMA1 | PWMA2 | PWMA3/ PWMA4/ PWMB0 | PWMA5/ PWMC0 | PWMA6/ PWMD0 |
|-------------|-------|-------|-------|---------------------------|-----------------|-----------------|
| PAC5223 | DRL0 | DRL1 | DRL2 | DRH3 | DRH4 | DRH5 |

Table 24. Power Driver Delay Configuration

| DELAY SETTING | DRLx | | DRHx | |
|----------------------------|--------|---------|--------|---------|
| | RISING | FALLING | RISING | FALLING |
| 00b Default Setting | 130ns | 140ns | 160ns | 140ns |
| 01b Setting | 170ns | 180ns | 200ns | 180ns |
| 10b Setting | 230ns | 250ns | 260ns | 240ns |
| 11b Setting | 360ns | 380ns | 380ns | 370ns |

12.3.5. Gate Driver Fault Protection

The ASPD incorporates a configurable fault protection mechanism using protection signal from the Configurable Analog Front End (CAFE), designated as protection event 1 (PR1) signal. The DRL0/DRL1/DRL2 drivers are designated as low-side group 1. The DRH3/DRH4/DRH5 gate drivers are designated as high-side group 1. The PR1 signal from the CAFE can be used to disable low-side group 1, high-side group 1, or both depending on the PR1 mask bit settings.

12.4. Electrical Characteristics







Table 25. Gate Drivers Electrical Characteristics

 ($V_P = 12V$, $V_{SYS} = 5V$, and $T_A = -40^\circ C$ to $105^\circ C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNI T |
|---|---|---|------------------|-----|------------------|----------|
| Low-Side Gate Drivers (DRLx Pins) | | | | | | |
| $V_{OH,DRL}$ | High-level output voltage | $I_{DRLx} = -50mA$ | $V_P - 0.5$ | | | V |
| $V_{OL,DRL}$ | Low-level output voltage | $I_{DRLx} = 50mA$ | | | 0.35 | V |
| $I_{OHPK,DRL}$ | High-level pulsed peak source current | 10 μs pulse | | -1 | | A |
| $I_{OLPK,DRL}$ | Low-level pulsed peak sink current | 10 μs pulse | | 1 | | A |
| High-Side Gate Drivers (DRHx, DRBx and DRSx Pins) | | | | | | |
| V_{DRS} | Level-shift driver source voltage range | Repetitive, 10 μs pulse | -5 | | 71 | V |
| | | Steady state | 0 | | 70 | |
| V_{DRB} | Bootstrap pin voltage range | Repetitive, 10 μs pulse | 3 | | 83 | V |
| | | Steady state | 5.2 | | 82 | |
| $V_{BS,DRB}$ | Bootstrap supply voltage range | V_{DRBx} , relative to respective V_{DRSx} | 5.2 | | 16 | V |
| $V_{UVLO,DRB}$ | Bootstrap UVLO threshold | V_{DRBx} rising, relative to respective V_{DRSx} , hysteresis= 1V | | 3.5 | 4.5 | V |
| $I_{BS,DRB}$ | Bootstrap circuit supply current | Gate Driver Disabled | | 24 | 36 | μA |
| | | Gate Driver Enabled | | 32 | 50 | |
| $I_{OS,DRB}$ | Offset supply current | Gate Driver Disabled | | 0.5 | 10 | μA |
| | | Gate Driver Enabled | | 0.5 | 10 | |
| $V_{OH,DRH}$ | High-level output voltage | $I_{DRHx} = -50mA$ | $V_{DRBx} - 0.6$ | | | V |
| $V_{OL,DRH}$ | Low-level output voltage | $I_{DRHx} = 50mA$ | | | $V_{DRSx} + 0.6$ | V |
| $I_{OHPK,DRH}$ | High-level pulsed peak source current | 10 μs pulse | | -1 | | A |
| $I_{OLPK,DRH}$ | Low-level pulsed peak sink current | 10 μs pulse | | 1 | | A |
| High-Side and Low-Side Gate Driver Propagation Delay | | | | | | |
| t_{PD} | Propagation Delay | Delay setting 00 | | 10 | | ns |
| | | Delay setting 01 | | 50 | | ns |
| | | Delay setting 10 | | 120 | | ns |
| | | Delay setting 11 | | 250 | | ns |



12.5. Typical Performance Characteristics

($V_p = 12V$, $V_{SYS} = 5V$ and $T_A = 25^\circ C$ unless otherwise specified.)



Typical Performance Characteristics (Continued)


($V_p = 12V$, $V_{SYS} = 5V$ and $T_A = 25^\circ C$ unless otherwise specified.)



13. ADC WITH AUTO-SAMPLING SEQUENCER

13.1. Block Diagram

Figure 13-1. ADC with Auto-Sampling Sequencer



13.2. Functional Description

13.2.1. ADC

The analog-to-digital converter (ADC) is a 10-bit successive approximation register (SAR) ADC with 1 μ s conversion time and up to 1MSPS capability. The ADC input clock has a user-configurable divider from /1 to /8 of the system clock. The integrated analog multiplexer allows selection from up to 6 direct ADx inputs, and from up to 10 analog inputs signals in the Configurable Analog Front End (CAFE), including up to 3 differential input pairs. The ADC can be configured for repeating or non-repeating conversions and can interrupt the microcontroller when a conversion is finished.

13.2.2. Auto-Sampling Sequencer

Two independent and flexible auto-sampling sequencer state machines allow signal sampling using the ADC without interaction from microcontroller core. Each auto-sampling sequencer state machine can be programmed to take and store up to 8 samples each in the ADC result register from different analog inputs, able to control the ADC MUX and ADC Premux as well as the precise timing of the S/H in the Configurable analog front end. The sampling start of the auto-sampling sequencer can be precisely triggered using timers A, B, C, or D or any of their associated PWM edges (high-to-low or low-to-high). It also supports manual start or a ping-pong-scheme, where one auto-sampling sequencer state machine triggers the other when it finishes sampling.

The auto-sampling sequencer can interrupt the microcontroller when either conversion sequence is finished.

13.2.3. EMUX Control

A dedicated low latency interface controllable by the auto-sampling sequencer or register control allows changing the ADC premultiplexer and asserting/deasserting the S/H circuit in the configurable analog front end, allowing back to back conversions of multiple analog inputs without microcontroller interaction.

13.3. Electrical Characteristics

Table 26. ADC and Auto-Sampling Sequencer Electrical Characteristics

($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, $V_{CC18} = 1.8V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--------------------------------------|---------------------------------------|-----|-----------|--------------|---------|
| ADC | | | | | | |
| f_{ADCLK} | ADC conversion clock input | | | | 16 | MHz |
| t_{ADCONV} | ADC conversion time | $f_{ADCLK} = 16MHz$ | | | 1 | μs |
| | ADC resolution | | | 10 | | bits |
| | ADC effective resolution | | 9.2 | | | bits |
| | ADC differential non-linearity (DNL) | | | ± 0.5 | | LSB |
| | ADC integral non-linearity (INL) | | | ± 1 | | LSB |
| | ADC offset error | | | 0.6 | | %FS |
| | ADC gain error | | | 0.12 | | %FS |
| Reference Voltage | | | | | | |
| V_{REFADC} | ADC reference voltage input | | | 2.5 | | V |
| Sample and Hold | | | | | | |
| t_{ADCSH} | ADC sample and hold time | $f_{ADCLK} = 16MHz$ | | 188 | | ns |
| C_{ADCIC} | ADC input capacitance | | | 1.3 | | pF |
| Input Voltage Range | | | | | | |
| V_{ADCIN} | ADC input voltage range | ADC multiplexer input | 0 | | V_{REFADC} | V |
| EMUX Clock Speed | | | | | | |
| $f_{EMUXCLK}$ | EMUX engine clock input | | | | 50 | MHz |
| PLL Clock Speed | | | | | | |
| f_{OUTPLL} | PLL output frequency | $T_A = -40^{\circ}C$ to $85^{\circ}C$ | 3.5 | | 100 | MHz |
| | | $T_A = 85^{\circ}C$ to $105^{\circ}C$ | 3.5 | | 80 | MHz |


14. MEMORY SYSTEM

14.1. Features

- 32kB embedded FLASH
 - ◆ 100,000 program/erase cycles
 - ◆ 10 years data retention
- 8kB SRAM

14.2. Block Diagram

Figure 14-1. Memory System



14.3. Functional Description

The device has multiple banks of embedded FLASH memory, SRAM memory, as well as peripheral control registers that are all program-accessible in a flat memory map.

14.3.1. Program and Data FLASH

32kB in 32 pages of 1kB each is available for program or data memory. Each of them can be individually erased or written to while the microcontroller is executing a program from SRAM.

14.3.2. SRAM

Up to 8kB contiguous array of SRAM is available for non-persistent data storage. The SRAM memory supports word (4-byte), half-word (2-byte) and byte address aligned access. The microcontroller may execute code out of SRAM for time-critical applications, or when modifying the contents of FLASH memory.

14.4. Electrical Characteristics

Table 27. Memory System Electrical Characteristics

($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, $V_{CC18} = 1.8V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|----------------------------|------------|------|-----|-----|---------|
| Embedded FLASH | | | | | | |
| $t_{READ,FLASH}$ | FLASH read time | | 40 | | | ns |
| $t_{WRITE,FLASH}$ | FLASH write time | | 20 | | | μs |
| $t_{PERASE,FLASH}$ | FLASH page erase time | | | | 10 | ms |
| $N_{PERASE,FLASH}$ | FLASH program/erase cycles | | 100k | | | cycles |
| $t_{DR,FLASH}$ | FLASH data retention | | 10 | | | years |
| SRAM | | | | | | |
| t_{SRAM} | SRAM access cycle time | | 20 | | | ns |


15. CLOCK CONTROL SYSTEM

15.1. Features

- Ring oscillator with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings
- High accuracy 1% trimmed 4MHz RC oscillator
- Crystal oscillator driver supporting 2MHz to 10MHz crystals
- External clock input up to 40MHz
- PLL with 1MHz to 25 MHz input, and 3.5MHz to 100MHz output
- /1 to /8 clock divider for HCLK
- /1 to /128 clock divider for ACLK

15.2. Block Diagram

Figure 15-1. Clock Control System



15.3. Functional Description

The PAC clock control system covers a wide range of applications.

15.3.1. Free Running Clock (FRCLK)

The free running clock (FRCLK) is generated from one of the 4 clock sources: ring oscillator, trimmed RC oscillator, crystal driver or external clock input. The FRCLK is used for the real-time clock (RTC), watchdog timer (WDT), input to the PLL, or FCLK source to clock the system in low power and sleep mode.

15.3.2. Fast Clock (FCLK)

The fast clock (FCLK) is generated from the PLL or supplied by the FRCLK directly. The FCLK supplies the watchdog timer (WDT), ADC, wake-up interrupt controller (WIC), SysTick timer, ARM Cortex-M0 peripheral high speed clock (HCLK) and low speed clock (LSCLK).

15.3.3. High-Speed Clock (HCLK)

The high-speed clock (HCLK) is derived from the FCLK with a /1, /2, /4 or /8 divider. It supplies the peripheral AHB/APB bus, Timers A to D, dead-time controllers, SPI interface, I²C interface, UART interface, EMUX interface, SOC bridge interface and memory subsystem, and can go as high as 50MHz.

15.3.4. Auxiliary Clock (ACLK)

The auxiliary clock (ACLK) is derived from FCLK with a /1, /2, to /128 divider, and supplies the timer and dead-time blocks. It can be clocked faster or slower than HCLK and can go as high as 100MHz.

15.3.5. Clock Gating

The clock tree supports clock gating in deep-sleep mode for the timer block, ADC, SPI interface, I²C interface, UART interface, memory subsystem and the ARM Cortex-M0 itself.

15.3.6. Ring Oscillator (ROSC)

The integrated ring oscillator provides 4 different clocks with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings. After reset, the clock tree always defaults to this clock input with the lowest frequency setting.

15.3.7. Trimmed 4MHz RC Oscillator

The 1% trimmed 4MHz RC oscillator provides an accurate clock suitable for many applications. It is also used to derive the clock for the Multi-Mode Power Manager.

15.3.8. Internal Slow RC Oscillator

An internal 32kHz RC oscillator is used during start up to provide an initial clock to analog circuitry. It is not used as a clock input to the clock tree.

15.3.9. Crystal Oscillator Driver

The optional crystal oscillator driver can drive crystals from 2MHz to 10MHz to provide a highly accurate and stable clock into the system.

15.3.10. External Clock Input

The clock tree can be supplied with an external clock up to 10MHz.

15.3.11. PLL

The integrated PLL input clock is supplied by the FRCLK with an input frequency range of 1MHz to 25MHz. The PLL output frequency is adjustable from 3.5MHz to 100MHz.

15.4. Electrical Characteristics

Table 28. Clock Control System Electrical Characteristics

 (V_{SYS} = V_{CC10} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNI T |
|---|--------------------------------------|-----------------------------------|------------------------|------|------|----------|
| Clock Tree (FRCLK, FCLK, HCLK, and ACLK) | | | | | | |
| f _{FRCLK} | Free running clock frequency | | | | 50 | MHz |
| f _{FCLK} | Fast clock frequency | | | | 100 | MHz |
| f _{HCLK} | High-speed clock frequency | | | | 50 | MHz |
| f _{ACLK} | Auxiliary clock frequency | | | | 100 | MHz |
| Internal Oscillators | | | | | | |
| f _{ROSC} | Ring oscillator frequency | Frequency setting = 11b | | 7.5 | | MHz |
| | | Frequency setting = 10b | | 9.6 | | |
| | | Frequency setting = 01b | | 13.8 | | |
| | | Frequency setting = 00b | | 25.7 | | |
| f _{TRIM} | Trimmed RC oscillator frequency | T _A = 25°C | 3.96 | 4 | 4.04 | MHz |
| | | T _A = -40°C to 105°C | 3.90 | 4 | 4.06 | |
| | Trimmed RC oscillator clock jitter | T _A = -40°C to 85°C | | 0.5 | | % |
| Crystal Oscillator Driver | | | | | | |
| V _{IH,XIN} | XIN high-level input voltage | | 0.65•V _{CC18} | | | V |
| V _{IL,XIN} | XIN low-level input voltage | | 0.35•V _{CC18} | | | V |
| f _{XTAL} | Crystal oscillator frequency range | | 2 | | 10 | MHz |
| | Recommended capacitive load | f _{XTAL} = 2MHz to 3MHz | | 25 | | pF |
| | | f _{XTAL} = 3MHz to 6MHz | | 20 | | |
| | | f _{XTAL} = 6MHz to 10MHz | | 16 | | |
| | External circuit ESR | f _{XTAL} = 2MHz to 3MHz | | | 1000 | Ω |
| | | f _{XTAL} = 3MHz to 6MHz | | | 400 | |
| | | f _{XTAL} = 6MHz to 10MHz | | | 100 | |
| External Clock Input | | | | | | |
| f _{EXTCLK} | External clock input frequency range | | | | 40 | MHz |
| t _{HIGH,EXTCLK} | External clock high time | | 10 | | | ns |
| t _{LOW,EXTCLK} | External clock low time | | 10 | | | ns |
| PLL | | | | | | |
| f _{INPLL} | PLL input frequency range | | 2 | | 25 | MHz |
| f _{OUTPLL} | PLL output frequency range | | 3.5 | | 100 | MHz |
| | PLL settling time | | | 0.5 | | ms |
| | PLL period jitter | RMS | | 30 | | ps |
| | | Peak to peak | | ±150 | | |


16. ARM CORTEX-M0 MICROCONTROLLER CORE

16.1. Features

- ARM Cortex-M0 core
- Fast single-cycle 32-bit x 32-bit multiplier
- 24-bit SysTick timer
- Up to 50MHz operation
- Serial wire debug (SWD), with 4 break-point and 2 watch-point unit comparators
- Nested vectored interrupt controller (NVIC) with 25 external interrupts
- Wake-up interrupt controller (WIC) with GPIO, real-time clock (RTC) and watchdog timer (WDT) interrupts enabled
- Sleep and deep-sleep mode with clock gating

16.2. Block Diagram

Figure 16-1. ARM Cortex-M0 Microcontroller Core



16.3. Functional Description

The ARM Cortex-M0 microcontroller core is configured for little endian operation and includes the fast single-cycle 32-bit multiplier and 24-bit SysTick timer and can operate at a frequency of up to 50MHz.

The microcontroller nested vectored interrupt controller (NVIC) supports 25 external interrupts for the device's peripherals and sub-systems. For low-latency interrupt processing, the NVIC also supports interrupt tail-chaining. The wake-up interrupt controller (WIC) is able to wake up the device from low-power modes using any GPIO interrupt, as well as from the RTC or WDT. The ARM Cortex-M0 supports both sleep and deep-sleep low-power modes. The deep-sleep mode supports clock gating to limit standby power even further.

Firmware debug support includes 4 break-point and 2 watch-point unit comparators using the serial wire debug (SWD) protocol. The serial wire debug mechanism can be disabled to prevent device access to the firmware in the field.

16.4. Electrical Characteristics


Table 29. Microcontroller and Clock Control System Electrical Characteristics

($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, $V_{CC18} = 1.8V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------------------------|--|-----|------|-----|------|
| f_{HCLK} | Microcontroller clock | HCLK | | | 50 | MHz |
| $I_{OP,V_{SYS}}$ | V_{SYS} operating supply current | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = \text{ROSC 11b}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 3.4 | | mA |
| | | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = \text{ROSC 10}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 4 | | |
| | | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = \text{ROSC 01}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 5.3 | | |
| | | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = \text{ROSC 00}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 9 | | |
| | | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = \text{CLKREF}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 2.3 | | |
| | | $f_{FRCLK} = f_{HCLK} = f_{ACLK} = 10\text{MHz XTAL}$, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 4.5 | | |
| | | $f_{FRCLK} = 4\text{MHz CLKREF}$, $f_{HCLK} = 50\text{MHz}$, $f_{ACLK} = f_{OUTPLL} = 100\text{MHz}$, CPU halt; other clock sources, ADC, timers, and serial interface disabled | | 23.3 | | |
| $I_{Q,CCIO}$ | V_{CCIO} quiescent supply current | | | 0.02 | | mA |

16.5. Typical Performance Characteristics

($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, $V_{CC18} = 1.8V$, and $T_A = 25^{\circ}C$ unless otherwise specified.)




17. I/O CONTROLLER

17.1. Features

- 5V-compliant I/O PAx, PDx, PEx
- 3.3V-compliant I/O PCx
- Configurable drive strength on PAx, PDx, PEx
- Configurable pull-up or pull-down on PAx, PDx, PEx

17.2. Block Diagram

Figure 17-1. I/O controller



17.3. Functional Description

The PAC can support up to 4 ports with 8 I/Os each from PAx, PCx, PDx, and PEx, in addition to the I/Os on the analog front end. All PAx, PCx, PDx, and PEx ports have interrupt capability with configurable interrupt edge.

PAx, PDx, and PEx I/Os use V_{CCIO} as the I/O supply voltage that is 5V on default parts (and 3.3V available from factory). The drive current can be configured as 8mA or 16mA. They also support weak pull-up and pull-down to save external components.

PCx uses V_{CC33} as its I/O supply voltage. The drive current is fixed to 8mA. PC0 to PC5 are also associated with analog inputs AD0 to AD5 to the ADC.

17.4. Electrical Characteristics

Table 30. I/O Controller Electrical Characteristics


 (V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40°C to 105°C unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------------|----------------------------------|---|-----------------------------|-----|-----|------|
| PAx, PDx, PEx (5V Operation) | | | | | | |
| V _{IH} | High-level input voltage | V _{CCIO} = 5V | 3 | | | V |
| V _{IL} | Low-level input voltage | V _{CCIO} = 5V | | | 0.8 | V |
| I _{OL} | Low-level output sink current | V _{CCIO} = 5V, V _{OL} = 0.4V | Drive strength setting = 0b | 7 | | mA |
| | | | Drive strength setting = 1b | 15 | | |
| I _{OH} | High-level output source current | V _{CCIO} = 5V, V _{OH} = 2.4V | Drive strength setting = 0b | | -7 | mA |
| | | | Drive strength setting = 1b | | -15 | |
| R _{PU} | Weak pull-up resistance | V _{CCIO} = 5V | 53 | 66 | 87 | kΩ |
| R _{PD} | Weak pull-down resistance | V _{CCIO} = 5V | 63 | 108 | 244 | kΩ |
| I _{IL} | Input leakage current | T _A = 125°C | -10 | 0 | 10 | μA |
| PAx, PDx, PEx (3.3V Operation) | | | | | | |
| V _{IH} | High-level input voltage | V _{CCIO} = 3.3V | 2 | | | V |
| V _{IL} | Low-level input voltage | V _{CCIO} = 3.3V | | | 0.8 | V |
| I _{OL} | Low-level output sink current | V _{CCIO} = 3.3V, V _{OL} = 0.4V | Drive strength setting = 0b | 4 | | mA |
| | | | Drive strength setting = 1b | 8 | | |
| I _{OH} | High-level output source current | V _{CCIO} = 3.3V, V _{OH} = 2.4V | Drive strength setting = 0b | | -4 | mA |
| | | | Drive strength setting = 1b | | -8 | |
| R _{PU} | Weak pull-up resistance | V _{CCIO} = 3.3V | 47 | 74 | 104 | kΩ |
| R _{PD} | Weak pull-down resistance | V _{CCIO} = 3.3V | 50 | 84 | 121 | kΩ |
| I _{IL} | Input leakage current | T _A = 125°C | -10 | 0 | 10 | μA |
| PCx (3.3V Operation) | | | | | | |
| V _{IH} | High-level input voltage | V _{CC33} = 3.3V | 2 | | | V |
| V _{IL} | Low-level input voltage | V _{CC33} = 3.3V | | | 0.8 | V |
| I _{OL} | Low-level output sink current | V _{CC33} = 3.3V, V _{OL} = 0.4V | 7 | | | mA |
| I _{OH} | High-level output source current | V _{CC33} = 3.3V, V _{OH} = 2.4V | | | -7 | mA |
| I _{IL} | Input leakage current | T _A = 125°C | -10 | 0 | 10 | μA |

18. SERIAL INTERFACE

18.1. Block Diagram

Figure 18-1. Serial Interface



18.2. Functional Description

The device has up to three serial interfaces: I²C, UART, and SPI.

18.2.1. I²C Controller

The I²C controller is a configurable peripheral that can support various modes of operation:

- I²C master operation
 - ◆ Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
 - ◆ Single and multi-master
 - ◆ Synchronization (multi-master)
 - ◆ Arbitration (multi-master)
 - ◆ 7-bit or 10-bit slave addressing
- I²C slave operation
 - ◆ Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
 - ◆ Clock stretching
 - ◆ 7-bit or 10-bit slave addressing

The I²C peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit

data.

18.3. UART Controller

The UART peripheral is a configurable peripheral that can support various features and modes of operation:

- Programmable clock selection
- National Instruments PC16550D compatible
- 16-deep transmit and receive FIFO and fractional clock divisor
- Up to 3.125Mbps communication speed (with HCLK = 50MHz)

The UART peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

18.4. SPI Controller

The device contains an SPI controller that can each be used in either master or slave operation, with the following features:

- SPI master operation
 - ◆ Control of up to three different SPI slaves
 - ◆ Operation up to 25MHz
 - ◆ Flexible multiple transmit mode for variable-size SPI data with user-defined chip-select behavior
 - ◆ Chip select “shaping” through programmable additional delay for chip-select setup, hold and wait time for back-to-back transfers
- SPI master or slave operation
 - ◆ Supports clock phase and polarity control
 - ◆ Data transmission/reception can be on 8-, 16-, 24- or 32-bit boundary
 - ◆ Selectable data bit ordering (LSB or MSB first)
 - ◆ Programmable chip select polarity
 - ◆ Selectable “auto-retransmit” mode

The SPI peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

18.5. Dynamic Characteristics

Table 31. Serial Interface Dynamic Characteristics


 ($V_{SYS} = V_{CCIO} = 5V$, $V_{CC33} = 3.3V$, $V_{CC18} = 1.8V$, and $T_A = -40^{\circ}C$ to $105^{\circ}C$ unless otherwise specified.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|--|------------------------|------|-----|---------------|------|
| I²C | | | | | | |
| f_{I2CCLK} | I ² C input clock frequency | Standard mode (100kHz) | 2.8 | | | MHz |
| | | Fast mode (400kHz) | 2.8 | | | MHz |
| | | Fast mode plus (1MHz) | 6.14 | | | MHz |
| UART | | | | | | |
| $f_{UARTCLK}$ | UART input clock frequency | | | | $f_{HCLK}/16$ | MHz |
| | UART baud rate | $f_{HCLK} = 50MHz$ | | | 3.125 | Mbps |
| SPI | | | | | | |
| f_{SPICLK} | SPI input clock frequency | Master mode | | | $f_{HCLK}/2$ | MHz |
| | | Slave mode | | | $f_{HCLK}/2$ | MHz |

Table 32. I²C Dynamic Characteristics

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--------------------------|------|-----|------|------|
| f _{SCL} | SCL clock frequency | Standard mode | 0 | | 100 | kHz |
| | | Fast mode | 0 | | 400 | |
| | | Fast mode plus | 0 | | 1000 | |
| t _{LOW} | SCL clock low | Standard mode | 4.7 | | | μs |
| | | Fast mode | 1.3 | | | |
| | | Fast mode plus | 0.5 | | | |
| t _{HIGH} | SCL clock high | Standard mode | 4.0 | | | μs |
| | | Fast mode | 0.6 | | | |
| | | Fast mode plus | 0.26 | | | |
| t _{HD,STA} | Hold time for a repeated START condition | Standard mode | 4.0 | | | μs |
| | | Fast mode | 0.6 | | | |
| | | Fast mode plus | 0.26 | | | |
| t _{SU,STA} | Set-up time for a repeated START condition | Standard mode | 4.7 | | | μs |
| | | Fast mode | 0.6 | | | |
| | | Fast mode plus | 0.26 | | | |
| t _{HD,DAT} | Data hold time | Standard mode | 0 | | 3.45 | μs |
| | | Fast mode | 0 | | 0.9 | |
| | | Fast mode plus | 0 | | | |
| t _{SU,DAT} | Data set-up time | Standard mode | 250 | | | ns |
| | | Fast mode | 100 | | | |
| | | Fast mode plus | 50 | | | |
| t _{SU,STO} | Set-up time for STOP condition | Standard mode | 4.0 | | | μs |
| | | Fast mode | 0.6 | | | |
| | | Fast mode plus | 0.26 | | | |
| t _{BUF} | Bus free time between a STOP and START condition | Standard mode | 4.7 | | | μs |
| | | Fast mode | 1.3 | | | |
| | | Fast mode plus | 0.5 | | | |
| t _r | Rise time for SDA and SCL | Standard mode | | | 1000 | ns |
| | | Fast mode | 20 | | 300 | |
| | | Fast mode plus | | | 120 | |
| t _f | Fall time for SDA and SCL | Standard mode | | | 300 | ns |
| | | Fast mode | | | 300 | |
| | | Fast mode plus | | | 120 | |
| C _b | Capacitive load for each bus line | Standard mode, Fast mode | | | 400 | pF |
| | | Fast mode plus | | | 550 | pF |

Figure 18-2. I²C Timing Diagram



19. TIMERS

19.1. Block Diagram

Figure 19-1. Timers A, B, C, and D




Figure 19-2. SOC Bus Watchdog and Wake-Up Timer





Figure 19-3. Real-Time Clock and Watchdog Timer



19.2. Functional Description

The device includes 9 timers: timer A, timer B, timer C, timer D, watchdog timer 1 (WDT), watchdog timer 2, wake-up timer, real-time clock (RTC), and SysTick timer. The device supports up to 14 different PWM signals and has up to 7 dead-time controllers. Timers A, B, C and D can be concatenated to synchronize to a single clock and start/stop signal for applications that require a synchronized timer period between timers.

19.2.1. Timer A

Timer A is a general purpose 16-bit timer with 8 PWM/capture and compare units. It has 4 pairs of PWM signals going into 4 dead-time controllers. Timer A can be concatenated with timers B, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

19.2.2. Timer B

Timer B is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller, as well as 2 additional compare units that can be used for additional system time bases for interrupts. Timer B can be concatenated with timers A, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

19.2.3. Timer C

Timer C is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer C can be concatenated with timers A, B, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

19.2.4. Timer D

Timer D is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer D can be concatenated with timers A, B, and C to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

19.2.5. Watchdog Timer

The 24-bit watchdog timer (WDT) can be used for long time period measurements or periodic wake up from sleep mode. The watchdog timer can be used as a system watchdog, or as an interval timer, or both. The watchdog timer can use either FRCLK or FCLK as clock input with an additional clock divider from /2 to /65536.

19.2.6. SOC Bus Watchdog Timer

The watchdog timer 2 is used to monitor internal SOC Bus communication. It will trigger device reset if there is no SOC Bus communication to the AFE for 4s or 8s.

19.2.7. Wake-Up Timer

The wake-up timer can be used for very low power hibernate and sleep modes to wake up the micro controller periodically. It can be configured to be 125ms, 250ms, 500ms, 1s, 2s, 4, or 8s.

19.2.8. Real-Time Clock

The 24-bit real-time clock (RTC) can be used for time measurements when an accurate clock source is used. This timer can also be used for periodic wake up from sleep mode. The RTC uses FRCLK as clock input with an additional clock divider from /2 to /65536.

20. THERMAL CHARACTERISTICS

Table 33. Thermal Characteristics

| PARAMETER | VALUE | UNIT |
|--|------------|------|
| Operating ambient temperature range | -40 to 105 | °C |
| Operating junction temperature range | -40 to 150 | °C |
| Storage temperature range | -55 to 150 | °C |
| Lead temperature (Soldering, 10 seconds) | 300 | °C |
| Junction-to-case thermal resistance (θ_{JC}) | 2.897 | °C/W |
| Junction-to-ambient thermal resistance (θ_{JA}) | 23.36 | °C/W |

21. APPLICATION EXAMPLES

The following simplified diagrams show different examples of PAC applications. Refer to application notes for detailed design description.

Figure 21-1. 3-phase Motor Drive Using PAC5223 (Simplified Diagram)






Figure 21-2. Solar LED Street Lighting Using PAC5223 (Simplified Diagram)



22. PACKAGE OUTLINE AND DIMENSIONS

22.1. TQFN66-48 Package Outline and Dimensions



23. CHANGE LIST

Version 1.8:

- Fixed Power Manager Power Up Sequence timing diagram

24. LEGAL INFORMATION

Copyright © 2015 Active-Semi, Inc. All rights reserved.

All information provided in this document is subject to legal disclaimers.

Active-Semi reserves the right to modify its products, circuitry or product specifications without notice. Active-Semi products are not intended, designed, warranted or authorized for use as critical components in life-support, life-critical or safety-critical devices, systems, or equipment, nor in applications where failure or malfunction of any Active-Semi product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Active-Semi accepts no liability for inclusion and/or use of its products in such equipment or applications. Active-Semi does not assume any liability arising out of the use of any product, circuit, or any information described in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Active-Semi or others. Active-Semi assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. Customers should evaluate each product to make sure that it is suitable for their applications. Customers are responsible for the design, testing, and operation of their applications and products using Active-Semi products. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. All products are sold subject to Active-Semi's terms and conditions of sale supplied at the time of order acknowledgment. Exportation of any Active-Semi product may be subject to export control laws.

Active-Semi[™], Active-Semi logo, Solutions for Sustainability[™], Power Application Controller[™], Micro Application Controller[™], Multi-Mode Power Manager[™], Configurable Analog Front End[™], and Application Specific Power Drivers[™] are trademarks of Active-Semi, Inc.

ARM[®] is a registered trademark and Cortex[™] is a trademark of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

For more information on this and other products, contact sales@active-semi.com or visit www.active-semi.com.