## $\square$ CTM Semiconductor Products Tone Detector FX105A

### 1.0 Features

Advance Information

- Operates in High Noise Conditions
- $\geq$ 36dB Signal Input Range
- High Sensitivity
- Low Power
- Adjustable Bandwidth
- Adjustable Frequency
- Wide Voltage Range (2.7V to 5.5V)
- Single and Multitone System Applications



### 1.1 Brief Description

The FX105A is a monolithic CMOS tone operated switch, designed for tone decoding in single and multitone signalling systems. The FX105A uses decoding techniques which allow a tone to be recognised in the presence of high noise levels or strong adjacent signals. Detection centre frequency and bandwidth can each be independently adjusted. The design is immune to high levels of harmonic and sub-harmonic interference. Excellent noise immunity and constant bandwidth are maintained over a wide range of input signal levels.

## CONTENTS

Section ..... Page
1.0 Features ..... 1
1.1 Brief Description ..... 1
1.2 Block Diagram ..... 3
1.3 Signal List ..... 4
1.4 External Components ..... 5
1.5 General Description ..... 6
1.6 Application Notes ..... 7
1.6.1 General ..... 7
1.6.2 Method for Calculating External Component Values ..... 7
1.7 Performance Specification ..... 12
1.7.1 Electrical Performance ..... 12
1.7.2 Packaging ..... 14

### 1.2 Block Diagram



Figure 1 Block Diagram

### 1.3 Signal List

| Package D4/P3 | Signal |  | Description |
| :---: | :---: | :---: | :---: |
| Pin No. | Name | Type |  |
| 1 | INPUT AMP IN | I/P | AC couple to this input of the input buffer amplifier. |
| 2 | INPUT AMP OUT | O/P | The input buffer amplifier output. |
| 3 | RW | I/P | The input to the Detect/Word filter. |
| 4 | RV | I/P | The input to the VCO loop filter. |
| 5 | C3A | O/P | Word filter capacitor pin A. |
| 6 | С3В | O/P | Word filter capacitor pin B. |
| 7 | C2A | O/P | VCO Loop filter capacitor pin A. |
| 8 | C2B | O/P | VCO Loop filter capacitor pin B. |
| 9 | DETECT OUT | O/P | Open drain PMOS output, active on detect. Note that a load resistor to $\mathrm{V}_{\mathrm{SS}}$ is required. |
| 10 | $\mathrm{V}_{S S}$ | Power | Ground. |
| 11 | R2HI | I/P | Bandwidth control resistor pin A. |
| 12 | R2LO | I/P | Bandwidth control resistor pin B. |
| 13 | C1B | O/P | VCO capacitor B. |
| 14 | C1A | O/P | VCO capacitor A. |
| 15 | R1 | I/P | VCO discharge resistor. When potentiometer tuning is required, a series resistor is recommended to prevent possible shorting to ground. |
| 16 | $V_{D D}$ | Power | Power supply. |

Notes: $1 / P=$ Input
$\mathrm{O} / \mathrm{P}=$ Output

### 1.4 External Components



| $\mathrm{C}_{1 \mathrm{~A}}$ | See section 1.6 |
| :--- | :--- |
| $\mathrm{C}_{1 \mathrm{~B}}$ | See section 1.6 |
| $\mathrm{C}_{2 \mathrm{~A}}$ | See section 1.6 |
| $\mathrm{C}_{2 \mathrm{~B}}$ | See section 1.6 |
| $\mathrm{C}_{3 \mathrm{~A}}$ | See section 1.6 |
| $\mathrm{C}_{3 \mathrm{~B}}$ | See section 1.6 |
| $\mathrm{C}_{4}$ | See section 1.6 |
| $\mathrm{C}_{5}$ | $0.27 \mu \mathrm{~F}$ |
| $\mathrm{C}_{6}$ | $\pm 20 \%$ |
|  | $0.1 \mu \mathrm{~F}$ |
|  | $\pm 20 \%$ |


| $R_{1 F}$ | See section 1.6 |
| :--- | :--- |
| $R_{1 V}$ | See section 1.6 |
| $R_{2}$ | See section 1.6 |
| $R_{L}$ | $20 k \Omega \quad \pm 20 \%$ |
| $R_{V}$ | See section 1.6 |
| $R_{W}$ | See section 1.6 |
| $D_{1}$ | IN914 or similar |

Notes: 1. For improved performance C4 may be chosen to provide $30^{\circ}$ phase shift at the VCO loop filter input.
2. For compatibility with the FX105P; capacitors (C1 .... C4) may be connected to $\mathrm{V}_{\mathrm{DD}}$ instead of $\mathrm{V}_{\mathrm{SS}}$.
3. For improved de-response time, a diode $\left(D_{1}\right)$ may be added.
4. Any value load resistance $\left(R_{L}\right)$ may be used, providing the maximum load current does not exceed the value given in section 1.7.1

Figure 2 Recommended External Components

### 1.5 General Description

The input signal to the FX105A is ac coupled to the buffer amplifier input, which is internally biased at $50 \%$ of supply voltage. The signal appears at the output of the buffer amplifier as an ac voltage superimposed on the dc bias level. The signal is then coupled via $R_{V}$ and $R_{W}$ to the voltage controlled oscillator (VCO) and word sampling switches, which cyclically connect $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ into the circuit to form four sample-and-hold RC circuit integrators. See Figure 3.

With no input signal level, each capacitor charges to the dc bias level so differential voltages are zero. When an input signal is applied each capacitor receives an additional charge. This charge is determined by the integrated average of the signal waveform during the time the capacitor is switched into the circuit.

Figure 3 shows the operating sequence of the VCO sampling switches and their relationship to a locked-on in-band signal. $\mathrm{C}_{2 \mathrm{~A}}$ and $\mathrm{C}_{2 B}$ should not receive any additional charge since they always sample the input as it crosses the dc bias level. Should the signal not be locked to the VCO, a positive or negative charge voltage will appear on $\mathrm{C}_{2 \mathrm{~A}}$ or $\mathrm{C}_{2 \mathrm{~B}}$. This voltage, when differentially amplified, is applied to the VCO as an error correcting signal to enable the VCO to "lock."

Figure 3 also shows the operating sequence of the "Word" sampling switches and their relationship to a locked-on in-band signal. As the figure shows, the charge applied to $\mathrm{C}_{3 A}$ should always be positive, and the charge applied to $\mathrm{C}_{3 B}$ should always be negative (with respect to the common bias level).

These capacitor potentials are differentially amplified and applied to a dc comparator, which switches at a pre-determined threshold voltage $\mathrm{V}_{\mathrm{TH}}$. The comparator output is a logic signal used to control a counter. This counter switches the FX105A output ON when the comparator output is maintained in the "Word present" state for a minimum number of consecutive signal samples. The activated output switch reduces the comparator threshold by $50 \%$, introducing threshold hysteresis. Output chatter with marginal input signal amplitudes is thereby minimised.


Figure 3 Sampling Clocks of Commutating Filters

### 1.6 Application Notes

### 1.6.1 General

The external components shown in Figure 2 are used to adjust the various performance parameters of the FX105A. The signal-to-noise performance, response time and signal bandwidth are all interrelated factors which should be optimised to meet the requirements of the application.

By selecting component values in accordance with the following formulae, optimum circuit performance is obtained for any given application.

First define the following application parameters:
(a) The input frequency to be detected ( $\mathrm{f}_{0}$ ). The free running frequency of the VCO is set to 6 times this frequency by observing the output across $C_{1}$ or $R_{1}$. (The frequency observed at pin $15\left(R_{1}\right)$ is $6 \times f_{0}$ and the frequency observed at pins 13 or $14\left(C_{1 A}\right.$ or $\left.C_{1 B}\right)$ is $\left.3 \times f_{0}\right)$.
(b) The FX105A Minimum Usable Bandwidth (MUBW). This is obtained by taking into account the worst case tolerances $\left(\Delta f_{0}\right)$ of the input frequency and the variations in the FX105A VCO frequency due to supply voltage ( $\Delta \mathrm{V}_{\mathrm{DD}}$ ) and temperature ( $\Delta \mathrm{TEMP}$ ) variation of the FX105A and its supporting components.
(c) The maximum permissible FX105A response time.
(d) The minimum input signal amplitude.
(e) The maximum input signal amplitude.

Using this information the appropriate component values can be calculated, and the signal-to-noise performance can be read from a chart. Do not add large safety margins for response time and minimum signal amplitude: reasonable margins are already included in the formulae. Excessive margins may result in reduced noise immunity.

### 1.6.2 Method for Calculating External Component Values

The example on the following pages demonstrates the calculation of component values for any given application. For the purpose of this example, the values below are used:
(a) $\mathrm{f}_{0}=2800 \mathrm{~Hz}$
(b) $\Delta \mathrm{TEMP}=100^{\circ} \mathrm{C}, \Delta \mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}, \Delta \mathrm{f}_{0}=0.5 \%$
(c) Maximum allowed response time $\mathrm{T}_{\mathrm{ON}}=50 \mathrm{msec}$
(d) Minimum input signal amplitude $\mathrm{V}_{\mathrm{IN}_{\text {MIN }}}=200 \mathrm{mVrms}$
(e) Maximum input signal amplitude $\mathrm{V}_{\mathrm{IN} \operatorname{mAX}}=400 \mathrm{mVrms}$

### 1.6.2.1 Calculate $R_{1} C_{1} \quad\left(C_{1 A}=C_{1 B}\right)$

The components $R_{1}, C_{1 A}$ and $C_{1 B}$ set the free running frequency of the VCO and therefore the $f_{0}$ of the FX105A. As shown below, the frequency of 2800 Hz corresponds to a capacitor value of 220 pF and a resistor value of $385 \mathrm{k} \Omega$. This resistance can be achieved with a $300 \mathrm{k} \Omega$ fixed resistor and a $100 \mathrm{k} \Omega$ potentiometer. R1 should lie in the range $100 \mathrm{k} \Omega$ to $680 \mathrm{k} \Omega$.

$$
\mathrm{R}_{1} \mathrm{C}_{1 \mathrm{~A}}=1 /\left[2 \mathrm{Kf}_{0}\right]=1 /(2 \times 2.1 \times 2800)=85 \mu \mathrm{sec}
$$

where $K$ is a constant $=2.1 \pm 5 \%$. Note that above $f_{0}=1 \mathrm{kHz}$, the value of $K$ increases with $f_{0}$ up to a maximum of 2.5 at 20 kHz .

Therefore

$$
\mathrm{R}_{1} \approx 385 \mathrm{k} \Omega \text { for } \mathrm{C}_{1 \mathrm{~A}}=\mathrm{C}_{1 \mathrm{~B}}=220 \mathrm{pF}
$$

### 1.6.2.2 Calculate Minimum Usable Bandwidth (\%)

Minimum Usable Bandwidth (MUBW) is the TOTAL (\%) bandwidth required for the following:
(a) Input signal frequency tolerance $\left(\Delta f_{0}\right)$
(b) FX105A VCO temperature coefficient ( $\mathrm{T}_{\mathrm{C}}=-100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ )
(c) FX105A VCO supply voltage coefficient ( $\left.\mathrm{V}_{\mathrm{C}}=2330 \mathrm{ppm} / \mathrm{V}\right)$

Add (a), (b) and (c) and express as TOTAL (\%) bandwidth, not as a $\pm$ (\%) value.

$$
\begin{aligned}
& \text { MUBW }=\Delta f_{0}+\left|T_{c}\right| \Delta T E M P+V_{c} \Delta V_{D D} \\
& M U B W=0.5+0.01 \times 100+0.233 \times 1 \approx 2 \%
\end{aligned}
$$

### 1.6.2.3 Calculate the Recommended Operating Bandwidth

Note again that this is the TOTAL (\%) bandwidth:

$$
B W=1 / 2[10+M U B W]=1 / 2(10+2)=6 \%
$$

### 1.6.2.4 Select $R_{2}$ for Operating BW

$$
\mathrm{R}_{2}=4.8 \mathrm{BW} /[10.35-\mathrm{BW}]=4.8 \times 6 /(10.35-6) \approx 6.8 \mathrm{k} \Omega
$$

The exact bandwidth given by any value of $R_{2}$ will vary slightly. In applications where an exact bandwidth is required, $\mathrm{R}_{2}$ should be a variable resistor to permit adjustment.
1.6.2.5 Calculate $\mathrm{R}_{\mathrm{V}} \mathrm{C}_{2 \mathrm{~A}}\left(\mathrm{C}_{2 \mathrm{~A}}=\mathrm{C}_{2 \mathrm{~B}}\right)$ Use nearest preferred values

$$
R_{V} C_{2 A} \approx 100 /\left[3 f_{0} B W\right] \approx 100 /(3 \times 2800 \times 6) \approx 2 \mathrm{msec}
$$

Therefore

$$
R_{V} \approx 200 \mathrm{k} \Omega \text { for } \mathrm{C}_{2 \mathrm{~A}}=\mathrm{C}_{2 \mathrm{~B}}=10 \mathrm{nF}
$$

### 1.6.2.6 Define the Maximum Allowed Response Time

The maximum response time ( $T_{\mathrm{ON}}$ ) is the sum of the VCO lock time ( $\mathrm{T}_{\mathrm{LOCK}}$ ) and the Word integration time (TWORD). The FX105A's TON must not exceed the maximum time allowed for the application, but a value lying near the maximum gives the best $\mathrm{S} / \mathrm{N}$ performance.
(a) Calculate $T_{\text {LOCK }}$

$$
T_{\text {LOCK }}=150 /\left[f_{0} B W\right]=150 /(2800 \times 6) \approx 9 \mathrm{msec}
$$

Note: T TOCK may vary from near zero to the value given, causing corresponding variations in actual TON.
(b) Calculate Maximum Allowable TWORD

$$
\mathrm{T}_{\mathrm{WORD}}=\mathrm{T}_{\mathrm{ON}_{\mathrm{MAX}}}-\mathrm{T}_{\mathrm{LOCK}}=50-9=41 \mathrm{msec}
$$

Note: Since the maximum allowed response time ( $\mathrm{T}_{\mathrm{ON}}$ ) is 50 msec , a maximum Word integration time of 41 msec is available.
1.6.2.7 Calculate $\mathrm{R}_{\mathrm{W}} \mathrm{C}_{3 \mathrm{~A}}\left(\mathrm{C}_{3 \mathrm{~A}}=\mathrm{C}_{3 \mathrm{~B}}\right)$ Use nearest preferred values.

$$
\mathrm{R}_{\mathrm{W}} \mathrm{C}_{3 \mathrm{~A}} \approx \mathrm{~T}_{\mathrm{WORD}} /\left[-3 \ln \left(1-\mathrm{V}_{\mathrm{TH}} / \mathrm{V}_{\mathrm{IN}_{\mathrm{MIN}}}\right)\right] \quad \begin{aligned}
& \text { where } \mathrm{V}_{\mathrm{TH}} \text { is the word filter } \\
& \text { sensitivity, see Section 1.7.1 }
\end{aligned}
$$

A signal amplitude of 200 mV and a resistor value $\mathrm{R}_{\mathrm{W}}$ of $510 \mathrm{k} \Omega$ with a $0.1 \mu \mathrm{~F}$ capacitor for $\mathrm{C}_{3 A}$ and $\mathrm{C}_{3 B}$ will yield a TWORD time of 20 msec . This in turn yields a response time of $9 \mathrm{msec}+20 \mathrm{msec}=29 \mathrm{msec}$.

### 1.6.2.8 Calculate the Maximum De-response Time

$$
T_{\text {OFF }} \approx-3 R_{W} C_{3 A} \ln \left(V_{T H} / V_{I_{\text {MAX }}}\right)
$$

where $\mathrm{V}_{T H}$ is the word filter sensitivity, see Section 1.7.1

For improved de-response time, a diode (1N914 or similar) can be placed between pins 5 and 6, as shown in Figure 2. The formula and figure below show the approximate time the FX105A will take to turn off after an in-band signal has been removed. The effect of this diode is to greatly reduce the turnoff time with signal input amplitudes greater than $300 \mathrm{~m}_{\text {rms }}$. Figure 4 is for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$; for lower $\mathrm{V}_{\mathrm{DD}}$ then $K_{D T}$ increases.

$$
\mathrm{T}_{\mathrm{OFF}} \approx \mathrm{~K}_{\mathrm{DT}} \mathrm{R}_{\mathrm{W}} \mathrm{C}_{3 \mathrm{~A}}
$$

So for a maximum signal amplitude of 400 mV , a resistor value $\mathrm{R}_{\mathrm{W}}$ of $510 \mathrm{k} \Omega$ with a $0.1 \mu \mathrm{~F}$ capacitor for $C_{3 A}$ and $C_{3 B}$ and a diode between pins 5 and 6 , a de-response time of $\approx 182 \mathrm{msec}$ is obtained.


Figure $4 K_{\text {DT }}$ Factor for Toff vs. Signal Input Amplitude

### 1.6.2.9 Calculate Signal to Noise Performance

Worst-case $\mathrm{S} / \mathrm{N}$ calculations depend on calculation of a value " M " using the formula shown below:

$$
\begin{aligned}
& M=R_{W} C_{3 A} /\left[3 R_{V} C_{2 A}\right] \\
& \text { substituting our example values, } \\
& M=510 \times 0.1 /(3 \times 200 \times 0.01)=8.5
\end{aligned}
$$

By substituting this value for $M$ in Figure 5 the minimum required $S / N$ of an in band tone with respect to an adjacent interfering tone can be found. This has to be increased if the required tone amplitude is close to the word filter sensitivity $\mathrm{V}_{\mathrm{TH}}$.

Graph showing $\mathrm{S} / \mathrm{N}(\mathrm{dB})$ vs
distance from $f_{0}$ (measured in BW)


Figure 5 S/N vs. BW Separation
The following formula expresses the reduction in noise immunity as the input signal approaches the word filter sensitivity $\mathrm{V}_{\mathrm{TH}}$.

$$
\text { required } \mathrm{S} / \mathrm{N}=20 \log \left(\mathrm{~V}_{\mathrm{IN}} /\left[\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{TH}}\right]\right)+\mathrm{S} / \mathrm{N}_{\text {Figure }} 5
$$

If this $\mathrm{S} / \mathrm{N}$ is better than required for the application, $\mathrm{R}_{\mathrm{W}} \mathrm{C}_{3 A}$ can be reduced, or the operating bandwidth can be increased to obtain a faster tone detection time.
If the $\mathrm{S} / \mathrm{N}$ performance is not adequate, the operating bandwidth can be reduced toward the MUBW, or $\mathrm{R}_{W} \mathrm{C}_{3 A}$ can be increased to improve $\mathrm{S} / \mathrm{N}$ performance at the expense of a slower response time.

### 1.6.2.10 Calculation of PLL Filter Phase Shift

Capacitor $\mathrm{C}_{4}$ is used to phase shift the input to the VCO commutating filter by $30^{\circ}$, thus shifting the sampling clocks by the same amount. This enables the "Word" sampling filter to sample and integrate at the maxima and minima of the input tone.

$$
\mathrm{C}_{4}=\tan \left(30^{\circ}\right) /\left[2 \pi \mathrm{f}_{0} \mathrm{R}_{\mathrm{v}}\right] \approx 0.092 /\left[\mathrm{f}_{0} \mathrm{R}_{\mathrm{v}}\right] \approx 164 \mathrm{pF}
$$

### 1.7 Performance Specification

### 1.7.1 Electrical Performance

## Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

|  | Min. | Max. | Units |
| :--- | :--- | :--- | :--- |
| Supply $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ |  |  |  |
| Voltage on any pin to $\mathrm{V}_{\mathrm{SS}}$ | -0.3 | 7.0 | V |
| Current into or out of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ pins | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Current into or out of any other pin | -30 | +30 | mA |
| Maximum Output Switch Load Current | -20 | +20 | mA |
|  |  | +10 | mA |


| P3/D4 Package | Min. | Max. | Units |
| :--- | :---: | :---: | :---: |
| Total Allowable Power Dissipation at Tamb $=25^{\circ} \mathrm{C}$ |  |  |  |
| .. Derating |  | 800 | mW |
| Storage Temperature | -55 | 13 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature | -30 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | ${ }^{\circ} \mathrm{C}$ |

## Operating Limits

Correct operation of the device outside these limits is not implied.

|  | Notes | Min. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| Supply $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ | 2.7 | 5.5 | V |  |
| Operating Temperature | -30 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## Operating Characteristics

For the following conditions unless otherwise specified:

$$
\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text { to } 5.0 \mathrm{~V}, \mathrm{Tamb}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \text { Load resistance on decoder output pin }=20 \mathrm{k} \Omega
$$

|  | Notes | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Parameters |  |  |  |  |  |
| $\mathrm{I}_{\text {D }}$ | 2 |  | 0.9 | 3.0 | mA |
| Amplifier Input Impedance |  |  | 200 |  | $\mathrm{k} \Omega$ |
| Digital Output Impedance |  |  | 500 |  | $\Omega$ |
| Analogue Output Impedance |  |  | 1000 |  | $\Omega$ |
| Dynamic Parameters |  |  |  |  |  |
| Input Signal |  |  |  |  |  |
| Amplitude | 2 |  |  | 1.0 | Vrms |
| Frequency |  | 40 |  | 20,000 | Hz |
| Response Threshold | 1 |  | 18 | 38 | mVrms |
| Deresponse Threshold | 1 | 5 | 9 |  | mVrms |
| BW Range |  | 5 |  | 10 | \% $f_{0}$ |
| Signal to Noise Performance |  | -6 | -9 |  | dB |
| ( $\mathrm{f}_{0} / 2$ ) Subharmonic Rejection |  |  | 30 |  | dB |
| ( $5 \mathrm{f}_{0}$ ) Harmonic Rejection |  |  | 20 |  | dB |
| VCO |  |  |  |  |  |
| Frequency | 3 | 240 |  | 120,000 | Hz |
| Frequency Stability ( $\triangle$ TEMP) | 3 |  | 100 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Frequency Stability ( $\Delta \mathrm{V}_{\mathrm{DD}}$ ) | 3 |  | 2330 |  | ppm/V |
| Amplifier |  |  |  |  |  |
| Open Loop Gain |  |  | 60 |  | dB |
| Gain Bandwidth Product |  |  | 1.0 |  | MHz |
| Closed Loop Gain |  |  | 0 |  | dB |
| Word Commutating Filter |  |  |  |  |  |
| Sensitivity ( $\mathrm{V}_{\mathrm{TH}}$ ) | 4 |  | 12.5 |  | mVrms |

Notes: 1. With diode $\left(D_{1}\right)$ fitted.
2. For $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. Multiply by $\mathrm{V}_{\mathrm{DD}} / 5 \mathrm{~V}$ for other supply values.
3. Observing pins 13,14 or 15 (D4/P3 package) will cause a frequency shift due to additional loading. If tuning the centre frequency by observing the VCO, design in a buffer amplifier between pin 15 and the probe/calibration point and tune with no input signal. Otherwise, tune by observing the detect output band edges while sweeping the input signal.
4. Adjust according to equation for $R_{2}$ in Section 1.6.2.

### 1.7.2 Packaging




DIM. MIN. TYP. MAX.

| A | 0.395 (10.03) | 0.413 (10.49) |
| :---: | :---: | :---: |
| B | 0.291 (7.39) | 0.299 (7.59) |
| C | 0.093 (2.36) | 0.105 (2.67) |
| E | 0.394 (10.01) | 0.419 (10.64) |
| F | 0.366 (9.29) |  |
| H | 0.004 (0.10) | 0.012 (0.30) |
| J | 0.013 (0.33) | 0.019 (0.48) |
| K | 0.041 (1.04) |  |
| K1 | 0.041 (1.04) |  |
| L | 0.016 (0.41) | 0.050 (1.27) |
| M | 0.021 (0.53) | 0.031 (0.79) |
| P | 0.050 (1.27) |  |
| T | 0.009 (0.23) | 0.012 (0.30) |
| W | $45^{\circ}$ |  |
| $X$ | $0^{\circ}$ | $8^{\circ}$ |
| Y | $7^{\circ}$ |  |

Angles in degrees

Figure 6 - SOIC Mechanical Outline: Order as part no. FX105AD4


PIN 1


DIM. MIN. TYP. MAX.

| A | $0.740(18.80)$ | $0.810(20.57)$ |
| :--- | :---: | :---: |
| B | $0.240(6.10)$ | $0.260(6.60)$ |
| C | $0.135(3.43)$ | $0.175(4.45)$ |
| E | $0.300(7.62)$ | $0.390(9.91)$ |
| E1 | $0.290(7.37)$ | $0.325(8.26)$ |
| F | 0.70 | $(17.78)$ |
| H | $0.015(0.38)$ | $0.035(0.89)$ |
| J | $0.015(0.38)$ | $0.023(0.58)$ |
| J1 | $0.040(1.02)$ | $0.065(1.65)$ |
| K | $0.056(1.42)$ | $0.064(1.63)$ |
| K1 | $0.056(1.42)$ | $0.064(1.63)$ |
| L | $0.121(3.07)$ | $0.150(3.81)$ |
| M | $0.028(0.72)$ |  |
| P | $0.100(2.54)$ |  |
| T | $0.008(0.20)$ | $0.015(0.38)$ |
| Y | $7^{\circ}$ |  |
| Z | $5^{\circ}$ |  |
| NOTE : All dimensions in inches (mm.) |  |  |
|  | Angles in degrees |  |

Angles in degrees

Figure 7 - DIL Mechanical Outline: Order as part no. FX105AP3

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

CONSUMER MICROCIRCUITS LIMITED

