

Analog Sound Processors series

Sound Processor for car audio built-in High-Voltage function and 2nd order post filter

BD37068FV-M

Structure

It is built-in input selector of 6 stereo source and output to ADC after adjusting signal level. And built-in 2nd order post filter to reduce out of band noise and 6ch Volume circuit. It is possible to out until 5.2Vrms at maximum output. (High Voltage function) Moreover, it is simple to design set by built-in TDMA noise reduction systems.

Feature

- Built-in differential input selector that can select single-ended / differential input
- Reduce the shock noise when switching gain due to built-in advanced switch circuit
- Decrease the out of band noise of DAC by built-in 2nd order post filter.
- Built-in buffered ground isolation amplifier to realize high CMRR characteristics
- No need to countermeasure using external components built-in TDMA noise reduction circuit
- It is possible to output 5.2Vrms by High-Voltage function
- Package is SSOP-B40. Putting same direction input-terminals and output-terminals make PCB layout easier and PCB area smaller.
- It is possible to control by 3.3V for I²C-BUS controller
- AEC-Q100 Qualified.

Applications

It is the optimal for the car audio. Besides, it is possible to use for the audio equipment of mini Compo, micro Compo, TV.

Typical Application Circuit

Key Specifications

<i>j</i> epoolitoutiono	
Total harmonic distortion :	0.003%
Maximum input voltage :	2.2Vrms(Typ)
Common mode rejection ratio :	55dB(Min)
Maximum output voltage :	5.2Vrms(Typ)
Output noise voltage :	23µVrms(Typ)
Residual output noise voltage :	10.5µVrms(Typ)
Ripple rejection:	-70dB (Typ)

■ Operating temperature range: -40°C to +85°C

%The above electrical characteristic is condition High-Voltage mode.

Package

SSOP-B40

W(Typ) x D(Typ) x H(Max.) 13.60mm x 7.80mm x 2.00mm






Figure 1. Application Circuit Diagram

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays.

Datasheet

Pin Configuration




Figure 2. Pin configuration

Descriptions of terminal

Terminal No.	Terminal Name	Description	Terminal No.	Terminal Name	Description
1	A1	A input terminal of 1ch	21	VCCH	VCCH terminal for power supply
2	A2	A input terminal of 2ch	22	SCL	I ² C Communication clock terminal
3	BP1	B positive input terminal of 1ch	23	SDA	I ² C Communication data terminal
4	BP2	B positive input terminal of 2ch	24	GND	GND terminal
5	CP1	C positive input terminal of 1ch	25	VREF	BIAS terminal
6	CN	C negative input terminal	26	VCCL	VCCL terminal for power supply
7	CP2	C positive input terminal of 2ch	27	IG2	Input gain output terminal of 2ch
8	DP1	D positive input terminal of 1ch	28	IG1	Input gain output terminal of 1ch
9	DN	D negative input terminal	29	INC	Center input terminal
10	DP2	D positive input terminal of 2ch	30	INS	Subwoofer input terminal
11	EP1	E positive input terminal of 1ch	31	INR1	Rear input terminal of 1ch
12	EN	E negative input terminal	32	INR2	Rear input terminal of 2ch
13	EP2	E positive input terminal of 2ch	33	INF1	Front input terminal of 1ch
14	FP1	F positive input terminal of 1ch	34	INF2	Front input terminal of 2ch
15	FN1	F negative input terminal of 1ch	35	OUTF2	Front output terminal of 2ch
16	FN2	F negative input terminal of 2ch	36	OUTF1	Front output terminal of 1ch
17	FP2	F positive input terminal of 2ch	37	OUTR2	Rear output terminal of 2ch
18	MIN	Mixing input terminal	38	OUTR1	Rear output terminal of 1ch
19	BN	B negative input terminal	39	OUTS	Subwoofer output terminal
20	HIVOLB	Output Gain control terminal	40	OUTC	Center output terminal

Terminal layout drawing




Figure 3. Block diagram and pin assign

Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Rower supply Voltage	VCCL	10	V
Power supply Voltage	VCCH	18	V
Input voltage	Vin	VCCL+0.3 to GND-0.3 Only SCL, SDA 7 to GND-0.3	V
Power Dissipation	Pd	1.125 ※1	W
Storage Temperature	Tastg	-55 to +150	C°

%1 This value decreases 9mW/°C for Ta=25℃ or more.

ROHM standard board shall be mounted. Thermal resistance $\theta_{ja} = 111.1(^{\circ}C/W)_{\circ}$

ROHM Standard board size : 70x70x1.6(m³)

material : A FR4 grass epoxy board(3% or less of copper foil area)

Operating Range

Item	Symbol	MIN	TYP	MAX	Unit
	VCCL	7.0	8.5	9.5	V
Power supply Voltage	VCCH	VCCL	17	17.8	V
Temperature	Topr	-40	-	+85	°C

Electrical Characteristic

(Unless specified particularly, Ta=25°C, VCCL=8.5V, VCCH=17V, f=1kHz, Vin=1Vrms, Rg=600Ω, RL=10kΩ, A input, Input gain 0dB, Gain Adjust +6dB, High-Voltage ON, LPF ON, Fader 0dB, Input point=A1/A2, Monitor point=IG1/IG2)

×				Limit			
BLOCK	Item	Symbol	Min	Тур	Max	Unit	Condition
GENERAL	Current upon no signal (VCCL)	IQ_VCCL	_	30	43	mA	No signal
GEN	Current upon no signal (VCCH)	I _{Q_VCCH}	-	7	10	mA	No signal
	Input impedance (A)	R _{IN_S}	70	100	130	kΩ	
	Input impedance (B, C, D, E, F)	$R_{IN_{D}}$	175	250	325	kΩ	
	Voltage gain	Gv	-1.5	+0	+1.5	dB	Gv=20log(VOUT/VIN)
	Channel balance	СВ	-1.5	+0	+1.5	dB	CB = GV1-GV2
TOR	Total harmonic distortion	THD+N	—	0.003	0.05	%	VOUT=1Vrms BW=400-30KHz
ELEC	Output noise voltage	V _{NO1}	_	3.1	8.0	µVrms	Rg = 0Ω BW = IHF-A
INPUT SELECTOR	Maximum input voltage	V _{IM}	2.0	2.2	_	Vrms	VIM at THD+N(VOUT)=1% BW=400-30KHz
INPL	Cross-talk between channels	СТС	_	-100	-90	dB	$\begin{array}{l} Rg = 0\Omega \\ CTC = 20 log(VOUT/VOUT') \\ BW = IHF-A \end{array}$
	Cross-talk between selectors	CTS	_	-100	-90	dB	$Rg = 0\Omega$ CTS=20log(VOUT/VOUT') BW = IHF-A
	Common mode rejection ratio (B, C, D, E, F)	CMRR	55	65	_	dB	XP1 and XN input XP2 and XN input CMRR=20log(VIN/VOUT) BW = IHF-A, [X=B,C,D,E,F]
	Minimum input gain	GIN MIN	-17	-15	-13	dB	Input gain -15dB VIN=100mVrms Gin=20log(VOUT/VIN)
INPUT GAIN	Maximum input gain	GIN MAX	21	23	25	dB	Input gain 23dB VIN=100mVrms Gin=20log(VOUT/VIN)
-ndi	Gain set error	Gin Err	-2	+0	+2	dB	GAIN=-15 to +23dB
≤	Output impedance	R _{OUT}	-	-	50	Ω	VIN=100mVrms
	Maximum output voltage	V _{OM}	2.0	2.2	_	Vrms	THD+N=1% BW=400-30KHz

(Unless specified particularly, Ta=25°C, VCCL=8.5V, VCCH=17V, f=1kHz, Vin=0.9Vrms, Rg=600Ω, RL=10kΩ, A input, Input gain 0dB, Gain Adjust +6dB, High-Voltage ON, LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS)

X				Limit			
BLOCK	Item	Symbol	Min	Тур	Max	Unit	Condition
	output impedance	R _{OUT}	-	-	50	Ω	VIN=100mVrms
TPUT	Maximum output voltage	Vом	5.1	5.2	_	Vrms	VIN=1Vrms THD+N=1% BW=400-30KHz
OUT	Maximum output gain	G _{Hout}	6.3	8.3	10.3	dB	G _{Hout} =20log(VOUT/VIN)

(Unless specified particularly, Ta=25°C, VCCL=8.5V, VCCH=17V, f=1kHz, Vin=0.9Vrms, Rg=600Ω, RL=10kΩ, A input, Input gain 0dB, Gain Adjust +6dB, High-Voltage ON, LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS)

Or Image: standImage: standSymbolMinTypMaxUnitConditionMaximum boost gainGr Hart212325dBGain=23dB Vere100mVmsChannel balanceCB-1.540+1.5dBCB = GV1-GV2Total harmonic distortionTHD+N-0.0030.05%BW-400-30KH2Output noise voltageVN01-2340µVmsRg = 0Residual output noise voltageVN07-10.520µVmsRg = 0Maximum input voltageVN07-100-90dBRg = 0Maximum input voltageVN082.02.1-VmsBW-400-30KH2Coss-talk between channelsCTC-100-90dBRd =20BCoss-talk between channelsGF ERR-100-90dBRd =20BGain set error 1GF ERR-100-90dBSain-23dBAttenuation set error 2GF ERR100-90dBTh=0 to 15dBAttenuation set error 3GF ERRdBSain-2-20G(YOUT/NOLT)Reple rejectionGr ErrordBSain-2-20G(YOUT/NOLT)Reple rejectionGr ErrordBSain-2-20G(YOUT/NOLT)Reple rejectionGr ErrorReple rejection <t< th=""><th>×</th><th colspan="2"></th><th colspan="3">Limit</th><th></th><th></th></t<>	×			Limit				
$\begin{tabular}{ c c c c c c } \hline Maximum boost gain & $G_{P EST}$ & 21 & 23 & 25 & dB & $V_{N=100WTms} $G_{aan} Adjust=0dB$ \\ \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	BLOCK	Item	Symbol	Min	Тур	Max	Unit	Condition
Image: constraint of the section of the sectin of the section of the section of the section of the sec		Maximum boost gain	G _{F BST}	21	23	25	dB	V _{IN} =100mVrms G _F =20log(VOUT/VIN)-G _{Hout}
$\begin{tabular}{ c c c c c c } \hline $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$		Channel balance	СВ	-1.5	+0	+1.5	dB	CB = GV1-GV2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Total harmonic distortion	THD+N	-	0.003	0.05	%	BW=400-30KHz
$\begin{tabular}{ c c c c c c } \hline Partial Par$		Output noise voltage	V _{NO1}	_	23	40	μVrms	BW = IHF-A
$ \begin{split} & \frac{Maximum input voltage}{Maximum input voltage} & V_{IM} & 2.0 & 2.1 & - & Vrms & BW-400-30KH2 & Gain Adjust = 0dB & Rg = 0.0 & CTC = 2016g(VOUT/VOUT') & BW = HF-A & Fader = -wdB & CTC = 2016g(VOUT/VIOUT') & BW = HF-A & Fader = -wdB & CTC = 2016g(VOUT/VIOUT') & BW = HF-A & Gain set error & GF & RR & -2 & +0 & +2 & dB & Gain=+1 to +23dB & Attenuation set error 1 & GF & RR & -2 & +0 & +2 & dB & ATT=0 to -15dB & Attenuation set error 2 & GF & RR & -3 & +0 & +3 & dB & ATT=0 to -15dB & Attenuation set error 3 & GF & RR & -4 & +0 & +4 & dB & ATT=0 to -15dB & Attenuation set error 3 & GF & RR & -4 & +0 & +4 & dB & ATT=-16 to -47dB & Attenuation set error 3 & GF & RR & -4 & +0 & +4 & dB & ATT=-48 to -79dB & Attenuation set error 3 & GF & RR & -7 & -70 & -40 & dB & FatAre & -79dB & Attenuation & GF & RR & -2 & -70 & -40 & dB & FatAre & -79dB & RV & RR & VCCL & RR & -7 & -70 & -40 & dB & FatAre & -80B & Gaine & -8$		Residual output noise voltage	V _{NOR}	-	10.5	20	μVrms	$Rg = 0\Omega$
$ \begin{split} & \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Maximum input voltage	V _{IM}	2.0	2.1	_	Vrms	BW=400-30KHz Gain Adjust = 0dB
$\begin{tabular}{ c c c c c c } \hline \mathbf{k} if $$	ER	Cross-talk between channels	СТС	_	-100	-90	dB	CTC=20log(VOUT/VOUT') BW = IHF-A
$\begin{tabular}{ c c c c c c c } \hline 1 $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	FADI	Maximum attenuation	G _{F MIN}	_	-100	-90	dB	G _F =20log(VOUT/VIN)
$\begin{tabular}{ c c c c c c } \hline \end{tabular} $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$		Gain set error	G _{F ERR}	-2	+0	+2	dB	Gain=+1 to +23dB
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Attenuation set error 1	G _{F ERR1}	-2	+0	+2	dB	ATT=0 to -15dB
$\frac{ \mathbf{R} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} _{\mathbf{N}} \mathbf{M} $		Attenuation set error 2	GF ERR2	-3	+0	+3	dB	ATT=-16 to -47dB
$\begin{tabular}{ c c c c c c c } \hline & RR_{VCCL} & - & -70 & -40 & dB & V_{RR}=100mVrms & RR_{VCCL}=20log(VOUT /VCCL) & RR_{VCCL}=20log(VOUT /VIN) & RR_{VCC}=20log(VOUT /VI$		Attenuation set error 3	G _{F ERR3}	-4	+0	+4	dB	ATT=-48 to -79dB
$\frac{1}{10000000000000000000000000000000000$		Pipple rejection	RR _{VCCL}	Ι	-70	-40	dB	V _{RR} =100mVrms
$\begin{tabular}{ c c c c c c c } \hline Fader attenuation & G_{MINF} & $-$ $105 $-85 $dB $Gmute=20log(VOUT/VIN)$$BW = IHF-A$$$ IHF-A$$$$ $W = IHF-A$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$			RR _{VCCH}		-70	-40	dB	V _{RR} =100mVrms RR _{VCCH} =20log(VOUT /VCCH)
$\frac{1}{1000} \frac{1}{1000} \frac{1}{1000$		Fader attenuation	G _{MINF}	_	-105	-85	dB	Gmute=20log(VOUT/VIN)
$\frac{Maximum input voltage}{Maximum attenuation} \qquad V_{IM_M} \qquad 2.0 \qquad 2.2 \qquad - Vrms \qquad BW=400-30 KHz \\ MIN input \\ Maximum attenuation \qquad G_{MX MIN} \qquad - 100 \qquad -85 \qquad dB \qquad MIX=OFF \\ G_{MX}=20log(VOUT/VIN) \\ BW=IHF-A \\ MIN input \\ MIN input \\ MIX input \\ MIX = 0N \\ G_{MX}=20log(VOUT/VIN)-G_{Hout} \\ \hline MIX = 0N \\ G_{$		Input impedance	R_{IN_M}	70	100	130	kΩ	
$\frac{ \mathbf{F}_{M} ^{2}}{ \mathbf{M} ^{2}} = \frac{ \mathbf{F}_{M$	(7)	Maximum input voltage	V _{IM_M}	2.0	2.2	-	Vrms	BW=400-30KHz MIN input
$\frac{1}{Mixing gain} \qquad \frac{1}{Mixing gain} \qquad \frac{1}{Mix} \qquad $	MIXIN	Maximum attenuation	G _{MX MIN}	-	-100	-85	dB	G _{MX} =20log(VOUT/VIN) BW=IHF-A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Mixing gain	G _{MX}	-2	+0	+2	dB	
$\frac{1}{10000000000000000000000000000000000$	й	Input impedance	R _{IN_M}	70	100	130	kΩ	
Channel balance CB -1.5 +0 +1.5 dB CB = GV1-GV2	IN ADJUS	Boost gain	G _{F BST}	4	6	8	dB	V _{IN} =100mVrms
	GA	Channel balance	СВ	-1.5	+0	+1.5	dB	CB = GV1-GV2

*Phase between input / output is same.

Typical Performance Curve(s)




Figure 6. Gain vs frequency (Normal / High-Voltage mode) Figure 7. THD+n vs VIN / Vo (Gain Adjust=+6dB)





Figure 8. CMRR










Figure 11. LPF ON/pass

I²C-BUS CONTROL SIGNAL SPECIFICATION

(1) Electrical specifications and timing for bus lines and I/O stages




Figure 12. Definition of timing on the I²C-bus

Table 1 Characteristics of the SDA and SCL bus lines for I²C-bus devices

	Parameter	Symbol	Fast-mode I ²	Unit	
	Parameter	Symbol	Min.	Max.	Unit
1	SCL clock frequency	fSCL	0	400	kHz
2	Bus free time between a STOP and START condition	tBUF	1.3	—	μs
3	Hold time (repeated) START condition. After this period, the first clock pulse is generated	tHD;STA	0.6	_	μs
4	LOW period of the SCL clock	tLOW	1.3	—	μs
5	HIGH period of the SCL clock	tHIGH	0.6	_	μs
6	Set-up time for a repeated START condition	tSU;STA	0.6	—	μs
7	Data hold time	tHD;DAT	0*	—	μs
8	Data set-up time	tSU;DAT	100	_	ns
9	Set-up time for STOP condition	tSU;STO	0.6	—	μs

All values referred to VIH min. and VIL max. Levels (see Table 2).

Table 2 Characteristics of the SDA and SCL I/O stages for I²C-bus devices

	Parameter	Symbol	Fast-mode I ²	Unit	
	T diameter	Symbol	Min.	Max.	Onit
10	LOW level input voltage: Fixed input levels	VIL	-0.5	1	V
11	HIGH level input voltage: Fixed input levels	VIH	2.3	-	V
12	Pulse width of spikes, which must be suppressed by the input filter.	tSP	0	50	ns
13	LOW level output voltage (open drain or open collector): At 3mA sink current	VOL1	0	0.4	V
14	Input current each I/O pin with an input voltage between 0.4V and 0.9 VDD max.	li	-10	10	μΑ




Figure 13. I2C data transmission timing

(2) I²C-BUS FORMAT

_		MSB	LSB		MSB	LSB	8	MSB		LSB		
	S	Slave Add	Slave Address A Select Add			dress	А		Data		А	Ρ
	1bit	8bit	8bit 1bit 8		oit	1bit		8bit		1bit	1bit	
		S			art conditions							
	Slave Address = Recognition of slave address. 7 bits in upper order are voluntary.											
	The least significant bit is "L" due to writing.											
		А	:	= AC	KNOWLEDG	E bit (Re	cogni	tion of ac	knowledg	jement))	
		Select /	Address :	= Se	elect every of	volume, b	ass a	and treble).			
	Data = Data on every volume and tone.											
	P = Stop condition (Recognition of stop bit)											

(3) I²C-BUS Interface Protocol

1)Basic	form

S	Slave Addr	ess A	4	Select Address		А	Da	ita	А	Ρ
	MSB	LSB	ſ	MSB	LSB	Μ	SB	LSE	3	

2) Automatic increment (Select Address increases (+1) according to the number of data.)

MSB LSB MSB LSB MSB LSB MSB LSB MSB LSB	S	Slave Add	dress	А	Select A	Address	А	Data1	Α	Data2	Α	 DataN	Α	Ρ
		-	LSB		MSB	LSB		MSB	LSB	MSB	LSB	MSB	L	SB.

(Example)① Data1 shall be set as data of address specified by Select Address.

② Data2 shall be set as data of address specified by Select Address +1.

③ DataN shall be set as data of address specified by Select Address +N-1.

3) Configuration unavailable for transmission (In this case, only Select Address1 is set.)

:	s	Slave Ad	ddress	А	Select Ac	ddress1	А	Da	ata	А	Select /	Address 2	А	Da	ata	А	Р	
		MSB	LSB		MSB	LSB	Μ	SB	LSE	3	MSB	LSB	Μ	SB	LSE	3		

(Note) If any data is transmitted as Select Address 2 next to data, It is recognized as data, not as Select Address 2.

(4) Slave address

MSB							LSB	_
A6	A5	A4	A3	A2	A1	A0	R/W	
1	0	0	0	0	0	0	0	1
	1		1	1	1		1	_ 8UF

80H

(5) Select Address & Data

	Select Address	MSB			C	Data			LSB
Items	(hex)	D7	D6	D5	D4	D3	D2	D1	D0
Initial setup 1	01	Advanced switch ON/OFF	0	time c	ed switch of Input /Fader	0	0	0	0
Initial setup 2	02	0	0	Sub s	elector	0	0	Rear selector	Front selector
Input Selector	05	0	0	0	0		Input se	elector	
Input gain	06	0	0		1	Inpu	it Gain		
Fader 1ch Front	28				Fader Gain	/ Attenuatio	on		
Fader 2ch Front	29				Fader Gain	/ Attenuatio	on		
Fader 1ch Rear	2A				Fader Gain	/ Attenuatio	on		
Fader 2ch Rear	2B				Fader Gain	/ Attenuatio	on		
Fader Center	2C				Fader Gain	/ Attenuatio	on		
Fader Subwoofer	2D				Fader Gain	/ Attenuatio	on		
LPF setup Mixing	30	Front mixing ON/OFF	LPF fc						Main Gain adjust
System Reset	FE	1	0	0 0 0 0 0					1

Advanced switch

Notes on data format

- 1. In function changing of the hatching part, it works advanced switch.
- 2. Upon continuous data transfer, the Select Address is circulated by the automatic increment function, as shown below.

$$\rightarrow 01 \rightarrow 02 \rightarrow 05 \rightarrow 06 \rightarrow 28 \rightarrow 29 \rightarrow 2A \rightarrow 2B \rightarrow 2C \rightarrow 2D \rightarrow 30$$

- 3. For the function of input selector, it is not corresponded for advanced switch. Therefore, please apply mute on the side of a set when changes these setting.
- 4.Such as when switching to the IC input selector set to be -∞, sending data without careful consideration of advanced switch time.

Select address 01 (hex)

Mode	MSB	*		anced put ga			of	LSB
	D7	D6	D5	D4	D3	D2	D1	D0
4.7 msec	Advanced		0	0				
7.1 msec	Advanced Switch	0	0	1	0	0	0	0
11.2 msec	ON/OFF	0	1	0	0	0	0	0
14.4 msec			1	1				

Mode	MSB		Advar	nced s	witch	ON/OI	FF	LSB
Woue	D7	D6	D5	D4	D3	D2	D1	D0
OFF	0		Advance	ed switch				
ON	1	0		f Input Fader	0	0	0	0

Select address 02 (hex)

Mode	MSB			Front	Select	or		LSB
Wode	D7	D6	D5	D4	D3	D2	D1	D0
FRONT	0	0		alaatar	0	0	Rear	0
INSIDE THROUGH	0	0	Sub S	elector	0	0	Selector	1

Mode	MSB			Rear \$	Select	or		LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
REAR	0	0	Cub C	alaatar	0	0	0	Front
FRONT COPY	0	U	Sub S	elector	U	U	1	Selector

Mode ^{**1}	MSB			Sub S	electo	r		LSB
wode	D7	D6	D5	D4	D3	D2	D1	D0
Cch(Sub)/Sch(Sub)			0	0				
Cch(R1)/Sch(R2)	0	0	0	1	0	0	Rear	Front
Cch(INC)/Sch(INS)	0	0	1	0	0	0	Selector	Selector
Prohibition			1	1				

%1.SUB terminals output description signal inside ().

: Initial condition

Mode	MSB			nput S	electo	or		LSB
woue	D7	D6	D5	D4	D3	D2	D1	D0
А					0	0	0	0
В					0	0	0	1
C single					0	0	1	0
D single					0	0	1	1
E single					0	1	0	0
F single					0	1	0	1
C diff					0	1	1	0
D diff	0	0	0	0	0	1	1	1
E diff					1	0	0	0
F full-diff					1	0	0	1
B diff					1	0	1	0
					1	0	1	1
Prohibition					:	:	:	:
					1	1	1	1

: Initial condition

List of active input terminal when set input selector

Mode	Lch positive input terminal	Lch negative input terminal	Rch positive input terminal	Rch negative input terminal
А	1pin(A1)	-	2pin(A2)	-
B single	3pin(BP1)	-	4pin(BP2)	-
C single	5pin(CP1)	-	7pin(CP2)	-
D single	8pin(DP1)	-	10pin(DP2)	-
E single	11pin(EP1)	-	13pin(EP2)	-
F single	14pin(FP1)	-	17pin(FP2)	-
B diff	3pin(BP1)	19pin(BN)	4pin(BP2)	19pin(BN)
C diff	5pin(CP1)	6pin(CN)	7pin(CP2)	6pin(CN)
D diff	8pin(DP1)	9pin(DN)	10pin(DP2)	9pin(DN)
E diff	11pin(EP1)	12pin(EN)	13pin(EP2)	12pin(EN)
F full-diff	14pin(FP1)	15pin(FN1)	17pin(FP2)	16pin(FN2)

Select address 06 (hex)

Mode	MSB				t Gain			LSE
Mode	D7	D6	D5	D4	D3	D2	D1	D0
			0	0	0	0	0	0
Prohibition			:	:	:	:	:	:
			0	0	1	0	0	0
+23dB			0	0	1	0	0	1
+22dB			0	0	1	0	1	0
+21dB			0	0	1	0	1	1
+20dB			0	0	1	1	0	0
+19dB			0	0	1	1	0	1
+18dB			0	0	1	1	1	0
+17dB			0	0	1	1	1	1
+16dB			0	1	0	0	0	0
+15dB			0	1	0	0	0	1
+14dB			0	1	0	0	1	0
+13dB			0	1	0	0	1	1
+12dB			0	1	0	1	0	0
+11dB			0	1	0	1	0	1
+10dB			0	1	0	1	1	0
+9dB			0	1	0	1	1	1
+8dB			0	1	1	0	0	0
+7dB			0	1	1	0	0	1
+6dB			0	1	1	0	1	0
+5dB			0	1	1	0	1	1
+4dB			0	1	1	1	0	0
+3dB	0	0	0	1	1	1	0	1
+2dB			0	1	1	1	1	0
+1dB			0	1	1	1	1	1
0dB	_		1	0	0	0	0	0
-1dB	_		1	0	0	0	0	1
-2dB			1	0	0	0	1	0
-3dB			1	0	0	0	1	1
-4dB			1	0	0	1	0	0
-5dB	-		1	0	0	1	0	1
-5dB -6dB	-		1	0	0	1	1	0
-oub -7dB	-		1	0			1	
	-		1	0	0	1 0	0	1
-8dB	_				1			0
-9dB	_		1	0	1	0	0	1
-10dB	_		1	0	1	0	1	0
-11dB	_		1	0	1	0	1	1
-12dB	_		1	0	1	1	0	0
-13dB	_		1	0	1	1	0	1
-14dB	_		1	0	1	1	1	0
-15dB			1	0	1	1	1	1
			1	1	0	0	0	0
Prohibition			:	:	:	:	:	:
			1	1	1	1	1	1

: Initial condition

Select address 28, 29	9, 2A, 2B, 2C, 2 MSB	· · ·	Fader	Gain	/ Atten	uatior		LSB
Gain & ATT	D7	D6	D5	D4	D3	D2	- D1	 D0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	1
Prohibition	:	:	:	:	:	:	:	:
	0	1	1	0	1	0	0	0
+23dB	0	1	1	0	1	0	0	1
+22dB	0	1	1	0	1	0	1	0
+21dB	0	1	1	0	1	0	1	1
:		•		•	•	•	•	•
•	•	•	•	•	•	•	•	•
+10dB	0	1	1	1	0	1	1	0
+9dB	0	1	1	1	0	1	1	1
+8dB	0	1	1	1	1	0	0	0
+7dB	0	1	1	1	1	0	0	1
+6dB	0	1	1	1	1	0	1	0
+5dB	0	1	1	1	1	0	1	1
+4dB	0	1	1	1	1	1	0	0
+3dB	0	1	1	1	1	1	0	1
+2dB	0	1	1	1	1	1	1	0
+1dB	0	1	1	1	1	1	1	1
0dB	1	0	0	0	0	0	0	0
-1dB	1	0	0	0	0	0	0	1
-2dB	1	0	0	0	0	0	1	0
-3dB	1	0	0	0	0	0	1	1
::	::	::	::	· · ·	· · ·	· · · ·	::	::
-78dB	1	1	0	0	1	1	1	0
-79dB	1	1	0	0	1	1	1	1
	1	1	0	1	0	0	0	0
Prohibition	:	:	:	:	:	:	:	:
	1	1	1	1	1	1	1	0
-∞dB	1	1	1	1	1	1	1	1

Select address 28, 29, 2A, 2B, 2C, 2D (hex)

: Initial condition

Adjust

Select address 30(hex)

+6dB

Mixing

	/								
Mode	MSB	Main Gain Adjust							
Mode	D7	D6	D5	D4	D3	D2	D1	D0	
0dB	Front	LPF fc	0	0	0	0	Sub Gain	0	
+6dB	Mixing		0	U	0	U	Adjust	1	
Mode	MSB		S	ub Ga	in Adj	ust		LSB	
Mode	D7	D6	D5	D4	D3	D2	D1	D0	
0dB	Front	LPF fc	0	0	_	0	0	Main Gain	
- C - I D	Mixing		0	U	0	U	4	Gain	

Mada	MSB			LP	'F fc		LSB			
Mode	D7	D6	D5	D4	D3	D2	D1	D0		
70kHz	Front	0	_	_	_	_	Sub Gain	Main		
PASS	Mixing	1	0	0	0	0	Adjust	Gain Adiust		

Mode	MSB	Front Mixing LSE								
WOUE	D7	D6	D5	D4	D3	D2	D1	D0		
OFF	0			0	0	0	Sub Gain	Main		
ON	1	LPF fc	0	0	0	0	Adjust	Gain Adjust		

: Initial condition

1

(6) About power on reset

At on of supply voltage circuit made initialization inside IC is built-in. Please send data to all address as initial data at supply voltage on. And please supply mute at set side until this initial data is sent.

ltom	Symbol		Limit		Unit	Condition		
nem	Item Symbol		Тур	Max	Unit	Condition		
Rise time of VCC	Trise	33	-	—	usec	VCC rise time from 0V to 5V		
VCC voltage of release power on reset	Vpor	_	4.1	_	V			

(7) About start-up and power off sequence on IC

By setting the terminal HIVOLB is possible to change the output gain. At that time, depending on the mode the level of the DC output bias is different.


HIVOLB terminal voltage	Mode				
GND to 1.0V	High-Voltage ON				
2.3V to VCCL	High-Voltage OFF				

The terminal voltage on HIVOLB set in the condition in which they are defined. If you open a terminal HIVOLB is the terminal voltage is set 5V which is a pull-up voltage inside the IC. In this case, set be "High-Voltage OFF" mode from the above specifications.

The relationship between DC bias and set gain to the configuration of HIVOLB terminal follows in the table.

Operating supply voltage	VCCL=VC0	CH=8.5V	VCCL=8.5V / VCCH=17V			
HIVOLB Terminal Voltage	0V	5V	0V	5V		
Regular DC bias	7.5V	4.15V	8.35V	4.15V		
Output gain	8.3dB	0dB	8.3dB	0dB		

Please note that in case of on/off operation of HIVOLB terminal at steady state can generate variation corresponds to difference of DC bias of the above table. To reduce the variation of these DC, power on after set the status of the HIVOLB terminal according to the output gain asked for. Show the start-up and power off sequence as follows.



Normal mode operation (HIVOLB terminal = OPEN)

High-Voltage mode operation

Figure 14. Power off and start-up sequence in each mode

HIVOLB in the figure means the mode selector. I^2C LA01 is to send data to address LA01 immediately after start-up, set the active state of the IC. Therefore, this command must always send in start-up sequence. In addition, External MUTE means recommended period that the muting outside IC.

About HIVOLB terminal, but measures have been made spike removal, please note that the IC may accept when receiving input more than 50nsec.

Fader volume attenuation of the details

(dB)	D7	D6	D5	D4	D3	D2	D1	D0		(dB)	D7	D6	D5	D4	D3	D2	D1	D0
+23	0	1	1	0	1	0	0	1	-	-29	1	0	0	1	1	1	0	1
+22	0	1	1	0	1	0	1	0	-	-30	1	0	0	1	1	1	1	0
+21	0	1	1	0	1	0	1	1	-	-31	1	0	0	1	1	1	1	1
+20	0	1	1	0	1	1	0	0	-	-32	1	0	1	0	0	0	0	0
+19	0	1	1	0	1	1	0	1	·	-33	1	0	1	0	0	0	0	1
+18	0	1	1	0	1	1	1	0	-	-34	1	0	1	0	0	0	1	0
+17	0	1	1	0	1	1	1	1	-	-35	1	0	1	0	0	0	1	1
+16	0	1	1	1	0	0	0	0	-	-36	1	0	1	0	0	1	0	0
+15	0	1	1	1	0	0	0	1	-	-37	1	0	1	0	0	1	0	1
+14	0	1	1	1	0	0	1	0	-	-38	1	0	1	0	0	1	1	0
+13	0	1	1	1	0	0	1	1	-	-39	1	0	1	0	0	1	1	1
+13	0	1	1	1	0	1	0	0	-	-39	1	0	1	0	1	0	0	
	-					1	0	1	-		1	-	1	0		0	-	0
+11	0	1	1	1	0	1	1		-	-41 -42	1	0	1	-	1	-	0	1
+10 +9	0 0	1	1	1	0	1	1	0	-	-42	1	0	1	0	1	0	1	0
	-	-	-	-	-	-	-		-	-	-	-		-		-		
+8	0	1	1	1	1	0	0	0	-	-44	1	0	1	0	1	1	0	0
+7	0	1	1	1	1	0	0	1		-45	1	0	1	0	1	1	0	1
+6	0	1	1	1	1	0	1	0	-	-46	1	0	1	0	1	1	1	0
+5	0	1	1	1	1	0	1	1	-	-47	1	0	1	0	1	1	1	1
+4	0	1	1	1	1	1	0	0	-	-48	1	0	1	1	0	0	0	0
+3	0	1	1	1	1	1	0	1	-	-49	1	0	1	1	0	0	0	1
+2	0	1	1	1	1	1	1	0	-	-50	1	0	1	1	0	0	1	0
+1	0	1	1	1	1	1	1	1	-	-51	1	0	1	1	0	0	1	1
0	1	0	0	0	0	0	0	0	-	-52	1	0	1	1	0	1	0	0
-1	1	0	0	0	0	0	0	1	-	-53	1	0	1	1	0	1	0	1
-2	1	0	0	0	0	0	1	0	-	-54	1	0	1	1	0	1	1	0
-3	1	0	0	0	0	0	1	1	-	-55	1	0	1	1	0	1	1	1
-4	1	0	0	0	0	1	0	0		-56	1	0	1	1	1	0	0	0
-5	1	0	0	0	0	1	0	1		-57	1	0	1	1	1	0	0	1
-6	1	0	0	0	0	1	1	0		-58	1	0	1	1	1	0	1	0
-7	1	0	0	0	0	1	1	1	-	-59	1	0	1	1	1	0	1	1
-8	1	0	0	0	1	0	0	0	-	-60	1	0	1	1	1	1	0	0
-9	1	0	0	0	1	0	0	1		-61	1	0	1	1	1	1	0	1
-10	1	0	0	0	1	0	1	0		-62	1	0	1	1	1	1	1	0
-11	1	0	0	0	1	0	1	1		-63	1	0	1	1	1	1	1	1
-12	1	0	0	0	1	1	0	0	Ī	-64	1	1	0	0	0	0	0	0
-13	1	0	0	0	1	1	0	1		-65	1	1	0	0	0	0	0	1
-14	1	0	0	0	1	1	1	0		-66	1	1	0	0	0	0	1	0
-15	1	0	0	0	1	1	1	1	Ī	-67	1	1	0	0	0	0	1	1
-16	1	0	0	1	0	0	0	0	Ī	-68	1	1	0	0	0	1	0	0
-17	1	0	0	1	0	0	0	1	Ī	-69	1	1	0	0	0	1	0	1
-18	1	0	0	1	0	0	1	0	Ī	-70	1	1	0	0	0	1	1	0
-19	1	0	0	1	0	0	1	1	Ī	-71	1	1	0	0	0	1	1	1
-20	1	0	0	1	0	1	0	0	ŀ	-72	1	1	0	0	1	0	0	0
-21	1	0	0	1	0	1	0	1	ŀ	-73	1	1	0	0	1	0	0	1
-22	1	0	0	1	0	1	1	0	ŀ	-74	1	1	0	0	1	0	1	0
-23	1	0	0	1	0	1	1	1	ł	-75	1	1	0	0	1	0	1	1
-24	1	0	0	1	1	0	0	0	ł	-76	1	1	0	0	1	1	0	0
-25	1	0	0	1	1	0	0	1	ł	-77	1	1	0	0	1	1	0	1
-26	1	0	0	1	1	0	1	0		-78	1	1	0	0			1	0
-27	1	0	0	1	1	0	1	1		-79		1	0	0	1	1	1	1
-28	1	0	0	1	1	1	0	0	ſ	-00	1	1	1	1	1	1	1	1

: Initial condition

About bias voltage of output terminal(27,28,35 to 40pin) vs. VCC

Bias voltage of output terminal (27,28,35 to 40pin) keep fixed voltage in operational range of VCC.




Figure 15. OUT(27,28,35~40pin)_DC-Bias = 4.15V fixed. (High-Voltage Mode = OFF)




Figure 16. OUT(35~40pin)_DC-Bias = 8.35V fixed. (High-Voltage Mode = ON, VCCH=17V)





Figure 17. OUT(35~40pin)_DC-Bias = 8.35V fixed(VCCH=10 to 17.8V). (High-Voltage Mode = ON, VCCL=7 to 9.5V)

About Advanced switching circuit

- [1] About Advanced switch
- 1-1. Effect of Advanced switch

It is the ROHM original technology for prevention of switching noise. When gain switching such as volume is done momentarily, a music signal isn't continuous, and unpleasant shock noise is made. Advanced switch can reduce shock noise with the technology which signal wave shape is complemented so that a music signal may not continue drastically.




Advanced switch starts switching after the control data from a microcomputer are received. It takes one fixed time, and wave shape transits as the above figure. The data transmitted by a microcomputer are processed inside, and the most suitable movement is done inside the IC so that switching shock noise may not be made.

But, it presumes by the transmitting timing when it doesn't become intended switching wave shape because it is the function which needs time. The example in which there are relation with the switching time of the data transmitting timing and the reality are shown in the following. It asks for design when it is confirmed well.

- 1-2. About a kind of transmission method
 - A data setup except for the item for advanced switch (p10 select address and the data format, the thing which isn't indicated by gray) There is no regulation in transmission specially.
 - The data setup of the item for advanced switch (p10 select address and the data format,, the thing which is indicated by gray) Though there is no regulation in data transmission, the switching order when data are transmitted to several blocks follows the next 2.

- [2] About transmission DATA of advanced switching item
- 2-1. About switching time of advanced switch
 - Advanced switching time are equivalent to the switching time and invalid time(effect-less time) inside the IC, and switching time and invalid time is equal to 11.2msec x (1±0.4(dispersion margin)) Therefore, actual Advanced switching time (T_{soft}) is defined as follows.




Advanced switching time T_{soft} is, T_{soft} = switching time and invalid time(= switching time x 2).

- 2-2. About the data transmitting timing in same block state and the switching movement
 - Transmitting example 1

A time chart to the start of switching from the data transmission is as following.


At first, the example are shown as below when the interval time is sufficient in which transmission of the same blocks.

(Sufficient interval means time which is more than T_{soft} maximum value, 11.2msec x 1.4(dispersion margin) x 2 = 31.4msec




Transmitting example 2

Next, when a transmitting interval isn't sufficient (when it is shorter than the above interval), the example is shown. In case data are transmitted during the first switching movement, the next switching movement is started in succession after the first switching movement is finished.




Transmitting example 3

Next, the example of the switching movement when a transmitting interval was shortened more is shown. Inside the IC, It has the buffer which memorizes data, and a buffer always does transmitting data. But, data of +4dB which transmitted to the second become invalid with this example because the buffer holds only the latest data.




Transmitting example 4

At first, transmitting data are stored in the maintenance data, and next it is written in the setup data in which gain is set up to. But, in case there is no difference between the transmitting data and the setup data as a refresh data, Advanced switch movement isn't started.



2-3. About the data transmitting timing and the switching movement in several block state

When data are transmitted to several blocks, treatment in the BS (block state) unit is carried out inside the IC. The order of advanced switch movement start is decided in advance dependent on BS.



The order of advanced switch start


ightarrowt is possible that blocks in the same BS start switching at the same timing.

Transmitting example 5

About the transmission to several blocks also, as explained in the previous section, though there is no restriction of the I²C-BUS data transmitting timing, the start timing of switching follows the figure of previous page, The order of advanced switch start.


Therefore, it isn't based on the data transmitting order, and an actual switching order becomes as the figure of previous page, The order of advanced switch start.(Transmitting example 6).

Each block data is being transmitted separately in the transmitting example 5, but it becomes the same result even if data are transmitted by automatic increment.




Transmitting example 6

When an actual switching order is different from the transmitting order or data except for the same BS are transmitted at the timing when advanced switch movement isn't finished, switching of the next BS is done after the present switching completion.



Transmitting example 7

In this example, data of BS1 and BS2 are transmitted during Advances switching of BS1(same BS1 group).




- [3] Advanced switch transmitting timing list
- 3-1. InputGain/Fader(F1,F2,R1,R2,S,C)/ Mixing

	Advanced switch stand by
Transmission timing	optional
Start timing	Starts right after the data transmission
Advanced switching time	T _{soft} ^{™1}

Advanced switch active
optional
Starts right after present switching was finished.
T _{soft}

%1 $\,$ Advanced switching time T_{soft} equalls to 2times of swithcing time.



Notes on wiring

①Please connect the decoupling capacitor of a power supply in the shortest distance as much as possible to GND. ②Lines of GND shall be one-point connected.

③Wiring pattern of Digital shall be away from that of analog unit and cross-talk shall not be acceptable.

(4)Lines of SCL and SDA of I²C-BUS shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other.

⑤Lines of analog input shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other.

Thermal Derating Curve

About the thermal design by the IC

Characteristics of an IC have a great deal to do with the temperature at which it is used, and exceeding absolute maximum ratings may degrade and destroy elements. Careful consideration must be given to the heat of the IC from the two standpoints of immediate damage and long-term reliability of operation.




Figure 19. Temperature Derating Curve

Note) Values are actual measurements and are not guaranteed. Note) Power dissipation values vary according to the board on which the IC is mounted.

Terminal Equivalent Circuit and Description

		uit and Descri		1
Terminal No	Terminal Name	Terminal Voltage	Equivalent Circuit	Terminal Description
1	A1	4.15V	VCCL	A terminal for signal input.
2	A2	4.100		The input impedance is $100k\Omega(typ)$.
29	INC		│ <u>↓</u> ⊮∮	
30	INS			
31	INR1			
32	INR2		≸ 100ΚΩ	
33	INF1			
34	INF2			
18	MIN			
3	BP1	4.15V		Input terminal available to
4	BP2			Single/Differential mode. The input impedance is $250k\Omega(typ)$.
5	CP1		⊢ Ă ¥Ÿ	
6	CN			
7	CP2		≹ 250ΚΩ	
8	DP1			
9	DN		GND 🗸	
10	DP2		0	
11	EP1			
12	EN			
13 14	EP2 FP1			
14	FP1 FN1			
16	FN1 FN2			
17	FP2			
19	BN			
			VCCL	Input gain output terminal
27	IG2	4.15V		input gain output terminai
28	IG1		∲↓	
			↓ ≯ +	
			GND 🛛 🖗	
			○	
05	0.1750	0.05/4.45)/	VCCH	Fader output terminal
35	OUTF2	8.35/4.15V		
36 37	OUTF1 OUTR2		∮↓	
37	OUTR2 OUTR1			
39	OUTS			
40	OUTC			
			│ <u>↓</u> <mark>≯ ↓</mark> .	
			GND ⊖	
			○	

The figures in the pin explanation and input/output equivalent circuit is reference value, it doesn't guarantee the value.

Terminal No	Terminal Name	Terminal Voltage	Equivalent Circuit	Terminal Description
20	HIVOLB	5V	VCCL +IVOLB GND GND GND	Output gain control terminal. The mode set to High-Voltage ON at Low(0V applied), or High-Voltage OFF at High (terminal open).
21 26	VCCH VCCL	17/8.5V 8.5V		Power supply terminal.
22	SCL	_	VCCL SCL GND GND GND GND SCL SCL SCL SCL SCL SCL SCL SCL SCL SCL	A terminal for clock input of I ² C-BUS communication. When this pin is shorted to next pin(VCCH), it may result in property degradation and destruction of a device.
23	SDA	_	SDA SDA GND GND SDA T.65V	A terminal for data input of I ² C-BUS communication.
24	GND	0V		Ground terminal.
25	VREF	4.15V	VCCL	BIAS terminal. Voltage for reference bias of analog signal system. The simple precharge circuit and simple discharge circuit for an external capacitor are built in.

The figures in the pin explanation and input/output equivalent circuit is reference value, it doesn't guarantee the value.

Note on use

1. Absolute maximum rating voltage


When voltage is impressed to VCCL/VCCH exceeding absolute-maximum-rating voltage, circuit current increase rapidly, and it may result in property degradation and destruction of a device.

When impressed by a VCCL terminal (26pin) especially by serge examination etc., even if it includes an of operation voltage +serge pulse component, be careful not to impress voltage (about 14V) greatly more than absolute-maximum-rating voltage. And, be careful that there is no more than 18V VCCH terminal(21pin) also one.

2. About a signal input part

About constant set up of input coupling capacitor

In the signal input terminal, the constant setting of input coupling capacitor C(F) be sufficient input impedance $R_{IN}(\Omega)$ inside IC and please decide. The first HPF characteristic of RC is composed.



3. About output load characteristics

The usages of load for output are below (reference). Please use the load more than 10 k Ω (TYP).




Figure 21. Output load characteristic at Vcc=8.5V, VCCH=17V(Reference)

4.About HIVOLB terminal(20pin) when power supply is off

Any voltage shall not be supplied to HIVOLB terminal (20pin) when power-supply is off. Please insert a resistor (about $2.2k\Omega$) to HIVOLB terminal in series, if voltage is supplied to HIVOLB terminal in case. (Please refer Application Circuit Diagram.)

5. About signal input terminals

Because the inner impedance of the terminal becomes $100 \text{ k}\Omega$ or $250 \text{ k}\Omega$ when the signal input terminal makes a terminal open, the plunge noise from outside sometimes becomes a problem. When there is a signal input terminal not to use, design so as not to ground.


6. About changing gain of Input Gain and Fader Volume

In case of the boost of the input gain and fader volume when changing to the high gain which exceeds 20 dB especially, the switching shock noise sometimes becomes big. In this case, we recommend changing every 1 dB step without changing a gain at once. Also, the shock noise sometimes can reduce by making advanced switch time long, too.

7. About inter-pin short to VCCH


VCCH terminal(21pin) is assumed that applied high voltage(17.8 V_{MAX}) for realization of 5.2Vrms(MAX) output. And so, avoid short between VCCH and SCL, other. When Inter-pin shorts, circuit current increase rapidly, and it may result in property degradation and destruction of a device.

Ordering Name Selection




Physical Dimension Tape and Reel Information

SSOP-B40



Marking Diagram



Revision History

Date	Revision	Changes
13.MAR.2014	001	New Release

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific
--

JAPAN	USA	EU	CHINA
CLASSI	CLASSII	CLASS II b	CLASSI
CLASSⅣ	CLASSI	CLASSⅢ	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.