
# STE139N65M5


Datasheet - preliminary data



## N-channel 650 V, 0.014 Ω typ., 130 A, MDmesh<sup>™</sup> V Power MOSFET in a ISOTOP package



### Figure 1. Internal schematic diagram



### Features

Order code	V <sub>DS</sub> @T <sub>jmax</sub>	R <sub>DS(on)</sub> max	Ι <sub>D</sub>
STE139N65M5	710 V	0.017 W	130 A

- Very low R<sub>DS(on)</sub>
- Higher V<sub>DSS</sub> rating
- Higher dv/dt capability
- Excellent switching performance
- 100% avalanche tested

### Applications

• Switching applications

## Description

This device is an N-channel MDmesh<sup>™</sup> V Power MOSFET based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH<sup>™</sup> horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

### Table 1. Device summary

Order code	Marking	Packages	Packaging
STE139N65M5	139N65M5	ISOTOP	Tube

#### DocID025117 Rev 1

1/13

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history1	2



## 1 Electrical ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate- source voltage	± 25	V
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	130	Α
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	78	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	520	Α
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \text{ °C}$	672	W
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{JMAX}$ )	17	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$ , $I_D = I_{AR}$ , $V_{DD} = 50V$ )	2400	mJ
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
Тj	Max. operating junction temperature	150	°C

### Table 2. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2.  $I_{SD} \leq 130$  A, di/dt = 400 A/µs,  $V_{DD}$  = 400 V,  $V_{DS (peak)}$  <  $V_{(BR)DSS}$ .

### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.186	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	30	°C/W



#### 2 **Electrical characteristics**

(T<sub>C</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 650 V V <sub>DS</sub> = 650 V, T <sub>C</sub> =125 °C			10 100	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 65 A		0.014	0.017	Ω

Table	4.	On	/off	states
-------	----	----	------	--------

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	15600	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	365	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0$	-	9	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 520 V	-	1559	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0, V_{DS} = 0$ to 520 V	-	360	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	1.2	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 65 A,	-	363	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	88	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15)	-	164	-	nC

1.  $C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

2.  $C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 80 A,	-	295	-	ns	
t <sub>r(v)</sub>	Voltage rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	56	-	ns	
t <sub>f(i)</sub>	Current fall time	(see Figure 16)	-	37	-	ns	
t <sub>c(off)</sub>	Crossing time	(see Figure 19)	-	84	-	ns	

Table 6. Switching times

Table 7. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current				130	А
	Source-drain current (pulsed)		-		520	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		520	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 130 A, V <sub>GS</sub> = 0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time		-	570		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 130 A, di/dt = 100 A/μs V <sub>DD</sub> = 100 V (see <i>Figure 16</i> )	-	15		μC
I <sub>RRM</sub>	Reverse recovery current		-	53		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 130 A, di/dt = 100 A/μs	-	720		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 100 V, T <sub>j</sub> = 150 °C	-	24		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16)	-	68		А

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration =  $300 \,\mu$ s, duty cycle 1.5%



#### **Electrical characteristics (curves)** 2.1










Figure 6. Normalized V<sub>DS</sub> vs temperature














Figure 10. Normalized gate threshold voltage vs temperature





Figure 12. Output capacitance stored energy



1. Eon including reverse recovery of a SiC diode.



DocID025117 Rev 1






Figure 11. Normalized on-resistance vs temperature





Figure 13. Switching losses vs gate resistance <sup>(1)</sup>



#### 3 **Test circuits**

Figure 14. Switching times test circuit for resistive load




Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 18. Unclamped inductive waveform















e Load Turn-o

90%Id

## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.




<b>D</b> :		mm	
Dim.	Min.	Тур.	Max.
A	11.80		12.20
A1	8.90		9.10
В	7.80		8.20
С	0.75		0.85
C2	1.95		2.05
D	37.80		38.20
D1	31.50		31.70
E	25.15		25.50
E1	23.85		24.15
E2		24.80	
G	14.90		15.10
G1	12.60		12.80
G2	3.50		4.30
F	4.10		4.30
F1	4.60		5
φP	4		4.30
P1	4		4.40
S	30.10		30.30

Table 8. ISOTOP mechanical data



Figure 20. ISOTOP drawing





# 5 Revision history

Table 9. Documer	t revision history
------------------	--------------------

Date	Revision	Changes
13-Aug-2013	1	Initial release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID025117 Rev 1