

LXD975A Demo Board for 10/100 Applications

Development Kit Manual

January 2001

Order Number: 249105-001



Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The LXD975A may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 2001

*Third-party brands and names are the property of their respective owners.



1.0	Gen	eral Description	5
	1.1	Features	
2.0	Setu	up Procedures	7
	2.1	Hardware Setup	7 7
	2.2	Test Setup	
3.0	Jum	npers	10
	3.1 3.2	Twisted-Pair EvaluationFiber Evaluation	
4.0	Swit	tches	12
	4.1 4.2	Operating CharacteristicsAdvertisement Configurations	
5.0	LED	Indicators	15
6.0	Bill	of Materials and Board Schematics	16



Figures

Tables

1	LXD975A Demo Board	6
2	Basic Test Setup	9
3	LXD975A	18
4	LEDs	19
5	Ports 0 and 1	20
6	Port 0 Analog Circuitry	21
7	Port 1 Analog Circuitry	22
8	Ports 2 and 3	23
9	Port 2 Analog Circuitry	24
10	Port 3 Analog Circuitry	
11	LED Resistor Packs	
1	External Blue-Wire Connections for Fiber Module Operation	8
2	LXD975A Jumper Settings for Twisted-Pair Operation	10
3	LXD975A Jumper Settings for Fiber Module Operation	11
4	S1 Switch Settings	12
5	S2 Switch Settings	13
6	S3 Switch Settings	13
7	Advertised Configurations when Auto-Negotiation Enabled	14
8	Global LED Descriptions	
9	Port LED Descriptions	
10	LXT975A Bill of Materials	



1.0 General Description

The LXD975A Demo Board is a four-port 10/100 Mbps Ethernet Media Access Unit (MAU) that demonstrates all of the standard MII features of the LXT975A Fast Ethernet Quad Transceiver. The LXD975A is designed to maximize return loss and EMI performance. The network interface pins are optimized for dual-high stacked RJ-45 applications.

The LXD975A provides a working platform for evaluation of the LXT975A Fast Ethernet 10/100 Quad Transceiver in 10BASE-T and/or 100BASE-TX/FX applications. A pseudo-ECL (PECL) interface is provided on two ports for fiber operation.

The LXD975A Demo Board allows system designers to test 10 Mbps and 100 Mbps link performance, auto-negotiation, and register functionality prior to board prototyping.


Refer to the latest LXT974A/975A Quad Fast Ethernet Transceiver data sheet for device functionality and specifications.

1.1 Features

- Four independent IEEE 802.3-compliant 10BASE-T or 100BASE-TX ports.
- Quick setup, ease of use, and clear visibility of application settings for:
 - EMI compliant reference designs.
 - Complete system demonstration.
 - Individual circuit isolation.
- Auto-negotiation protocol compliant with legacy systems that do not support auto-negotiation.
- LED indicators for major functions.
- Configurable through MII serial port or via external control pins.
- Standard half-duplex or full-duplex operation at 10 or 100 Mbps.
- 100BASE-FX fiber-optic capable.



Figure 1. LXD975A Demo Board





2.0 Setup Procedures

This document describes typical Demo Board setup procedures for a 10BASE-T, 100BASE-TX, or 100BASE-FX environment and provides basic hardware set-up information, Bill of Materials, and board schematics. Gerber files for board layout are available by contacting your local sales office (see backpage for listings).

The LXD975A Demo Board is populated with all of the IC components needed for twisted-pair evaluation. However, the following additional equipment is also required:

- SmartBits Advanced Multi-port Performance Test Box configured with firmware version 4.39 or newer.
- PC with Smart Windows (version 6.0 or newer) installed.
- 5V DC Power Supply.
- · Four MII Cables.
- · Four external NIC cards.
- Four Category 5 Unshielded Twisted-Pair (UTP) cables.
- Fiber-optic transceiver modules (HFBR-5103), fiber-optic cable, and external jumpers are required for 100BASE-FX evaluation.

2.1 Hardware Setup

2.1.1 Twisted-Pair

The following set-up procedure is recommended for standard twisted-pair evaluation.

- 1. Set the jumpers as shown in Table 2.
- 2. Set switch S1, S2, and S3 according to Table 4 through Table 6.
- 3. Connect a +5V DC power supply to P1 VCC. Connect ground to P1 GND.
- 4. Connect all four ports of the LXD975A to the SmartBits test box via MII connector/cables.
- 5. Connect the twisted-pair ports to external NIC cards via UTP cables. Each NIC card plugs directly into the SmartBits test box.
- 6. With the demo board appropriately configured, apply power to the LXD975A and press Reset switch S4.
- 7. Proceed with evaluation as desired.

2.1.2 Fiber Modules

There are two combination twisted-pair/fiber ports provided on the LXT975A (ports 1 and 3). For 100BASE-FX evaluation, fiber-optic transceiver modules (HFBR-5103) and four external bluewire connections are required per port .

- Remove twisted-pair transformer.
- Solder fiber modules on board.



- Cut the required circuit traces and make the external blue-wire connections as shown below.
- Set the fiber module jumpers as shown in Table 3 on page 11.

2.1.2.1 External Blue-Wire Connections

Nine cuts and eight external blue-wire connections are required to set up the combination ports for fiber operation. Cut circuit traces as required to remove T1, R59, R60, R61, R62, R121, R122, R123, and R124.

Make the external blue-wire connections using 24 AWG solid wire from the LXD975A test points to the T1 transformer pads as shown in Table 1. TP240 - TP243 represent port 1 and TP248 - TP251 represent port 3. Refer to Figure 7 on page 22 (port 1) and Figure 10 on page 25 (port 3) for schematics of the external blue-wire circuitry.

Table 1. External Blue-Wire Connections for Fiber Module Operation


LXD975A Test Point	T1 Pads
TP240	6
TP241	8
TP242	9
TP243	10
TP248	16
TP249	18
TP250	19
TP251	20

2.2 Test Setup

Figure 2 shows a typical test setup for standard operation of the LXD975A. The LXD975A plugs into a SmartBits Advanced Multi-port Performance Test Box via four standard 40-pin MII connectors, that are included on the board. The MII cables are not included. Four external NIC cards directly connect to the SmartBits test box and plug into the LXD975A through RJ-45 connections. Each port's operating speed can be set individually for evaluation of 10 Mbps, 100 Mbps, and auto-negotiation capabilities using all four ports.



Figure 2. Basic Test Setup





3.0 Jumpers

3.1 Twisted-Pair Evaluation

JP50 and JP51 must be jumpered on the LXD975A for the SmartBits test box to access the MII management registers inside the LXT975A. MII registers can be accessed for each port by setting bits ADD<1:0> of the PHY address with the port number. Refer to the *LXT974A/975A Data Sheet* for specific register definitions and functions.

For standard 10BASE-T/100BASE-TX operation, leave all other jumpers open, as shown in Table 2.

Table 2. LXD975A Jumper Settings for Twisted-Pair Operation

Port	Jumper	Description	Jumper Setting
	JP50	MDC. Management Data Clock . Clock for the MDIO serial channel. Maximum frequency is 2.5 MHz.	Jumpered
0	JP51	MDIO. Management Data I/O. Bidirectional serial data channel for PHY/STA communication.	Jumpered
	JP1	MII VCC. Power Supply.	Open
	JP52	MDC. Management Data Clock. Clock for the MDIO serial channel. Maximum frequency is 2.5 MHz.	Open
1	JP53	MDIO. Management Data I/O. Bidirectional serial data channel for PHY/STA communication.	Open
	JP2	MII VCC. Power Supply.	Open
	JP8	SD Pullup. Signal Detect, connects an 82Ω resistor to signal detect pin.	Open
	JP69	SD CONNECT. Selects TP or FX Mode.	Open
2	JP54	MDC. Management Data Clock. Clock for the MDIO serial channel. Maximum frequency is 2.5 MHz.	Open
	JP55	MDIO. Management Data I/O. Bidirectional serial data channel for PHY/STA communication.	Open
	JP13	MII VCC. Power Supply.	Open



Table 2. LXD975A Jumper Settings for Twisted-Pair Operation

Port	Jumper	Description	Jumper Setting
3	JP56	MDC. Management Data Clock. Clock for the MDIO serial channel. Maximum frequency is 2.5 MHz.	Open
	JP57	MDIO. Management Data I/O. Bidirectional serial data channel for PHY/STA communication.	Open
	JP14	MII VCC. Power Supply.	Open
	JP20	SD Pullup. Signal Detect, connects an 82Ω resistor to signal detect pin.	Open
	JP71	SD CONNECT. Selects TP or FX Mode.	Open

3.2 Fiber Evaluation

For 100BASE-FX evaluation, install the fiber module jumpers as shown in Table 3.

Table 3. LXD975A Jumper Settings for Fiber Module Operation

Port	Jumper	Description	Jumper Setting
4	JP8	SD Pullup. Signal Detect, connects an 82Ω resistor to signal detect pin.	Jumpered
'	JP69	SD CONNECT. Selects TP or FX Mode.	Jumpered
3	JP20	SD Pullup. Signal Detect, connects an 82Ω resistor to signal detect pin.	Jumpered
	JP71	SD CONNECT. Selects TP or FX Mode.	Jumpered



4.0 Switches

4.1 Operating Characteristics

Three switches configure operating characteristics of the LXD975A. Each switch can be set manually by toggling the switch either to 1 or 0.

Table 4 through Table 6 show the description and recommended setting for each switch. For standard operation, set switch S1, S2, and S3 according to these tables.

Table 4. S1 Switch Settings

Switch	Signal	Recommended Setting	Description
1	Test	0	Test - Test Mode, for internal use only.
2	FDE_FX	0	Full-Duplex Enable (FX Ports) - Selects full-duplex in FX Mode. 1 = Enables half-duplex operation on all ports set for FX Mode. 0 = Enables full-duplex operation on all ports set for FX Mode.
3	CFG_0	0	Configuration Control 0 - Selects operating speed. 1 = 100 Mbps. 0 = 10 Mbps.
4	CFG_1	0	Configuration Control 1 - Enables 10Mbps link test. 1 = 10 Mbps link Test Disabled. 0 = 10 Mbps Link Test Enabled.
5	CFG_2	0	Configuration Control 2 - Selects either TP or FX interface. 1 = FX operation. 0 = TP Operation.
6	BYPSCR	0	Bypass Scrambler - Enables Scrambler operation. 1 = Scrambler Bypassed. 0 = Scrambler Enabled.
7	MII_MD1	0	MII Mode Select - Selects operating mode of MII. 1 = Selects 5B Symbol Mode. 0 = Standard 4B Operating Mode.
8	MII_MD0	0	MII Mode Select - Selects operating mode of MII. 1 = Selects 5B Symbol Mode. 0 = Standard 4B Operating Mode.



Table 5. S2 Switch Settings

Switch	Signal	Recommended Setting	Description
1	AUTOENA	1	Auto-Negotiation Enable - Enables Auto-Negotiation. 1 = Enable Auto-Negotiation.
			0 = Disable Auto-Negotiation.
2	FDE	0	Full Duplex Enable (All Ports) - Enables Full Duplex operation. 1 = Full-Duplex operation on all ports. 0 = Half-Duplex operation on all ports.
3	TRSTE0	0	Tristate Port 0 - Enables Tristate on Port 0. 1 = Force Tristate to isolate port. 0 = Normal operation.
4	TRSTE1	0	Tristate Port 1 - Enables Tristate on Port 1. 1 = Force Tristate to isolate port. 0 = Normal operation.
5	TRSTE2	0	Tristate Port 2 - Enables Tristate on Port 2. 1 = Force Tristate to isolate port. 0 = Normal operation.
6	TRSTE3	0	Tristate Port 3 - Enables Tristate on Port 3. 1 = Force Tristate to isolate port. 0 = Normal operation.
7	PWRDN	0	Power Down - Enables Power Down Mode. 1 = Forces Power Down Mode. 0 = Normal Operation.
8	MDDIS	0	Management Disable - Management control of the LXT975A. 1 = The Hardware Control Interface provides continual control of register bits. 0 = The Hardware Control Interface provides only initial default values of register bits.

Table 6. S3 Switch Settings

Switch	Signal	Setting	Description
1	ADD2	0	
2	ADD3	0	Address <4:2> - Sets upper three bits of PHY address.
3	ADD4	0	
4	N/C	-	N/C

4.2 Advertisement Configurations

When Auto-Negotiation is enabled, CFG_1, CFG_2, and FDE are used to configure advertising characteristics of LXD975A. Table 7 shows how to set the various configurations.



Table 7. Advertised Configurations when Auto-Negotiation Enabled

Desired Configuration	CFG_2	CFG_1	FDE
Advertise All	0	0	Ignore
Advertise 100 HD	1	0	0
Advertise 100 HD/FD	1	0	1
Advertise 10 HD	0	1	0
Advertise 10 HD/FD	0	1	1
Advertise 10/100 HD	1	1	0



5.0 LED Indicators

There are 38 status LEDs on the Demo Board. The LXT975A provides six serial LED outputs and three programmable LEDs per port. LED indicators and descriptions are listed in Table 8 and Table 9.

Note: Programmable LEDs (LED_0, LED_1, LED_2) are set in default mode and may be programmed to indicate optional conditions. Refer to LXT975A data sheet for LED programming options.

Table 8. Global LED Descriptions

Label	Ref Des	Description	
MDINT	D1	Management Data Interrupt. Indicates status change to LXT975A.	
PWR	D77	Power. Indicates power to LXD975A Demo Board.	

Table 9. Port LED Descriptions

Label	F	Reference Designators			Description
Label	Port 0	Port 1	Port 2	Port 3	Description
COL	D21	D15	D9	D3	Collision. Indicates collision on the respective port.
SPD	D22	D16	D10	D4	Speed. Indicates 100 Mbps operation.
HD	D23	D17	D11	D5	Duplex. Indicates half-duplex on the respective port.
LINK	D24	D18	D12	D6	Link. Indicates connection on the respective port.
RX	D25	D19	D13	D7	Receive. Indicates received data on the respective port.
TX	D26	D20	D14	D8	Transmit. Indicates transmitted data on the respective port.
LED_0	D27	D32	D35	D38	LED0. Indicates transmitter is active.
LED_1	D28	D31	D34	D37	LED1. Indicates receiver is active.
LED_2	D27	D30	D33	D36	LED2. Indicates link is up.



6.0 Bill of Materials and Board Schematics

Table 10. LXT975A Bill of Materials

Item	Qty	Reference Designator	Description
1	1	C1	100 uF Tantalum
2	1	C2	1.0 uF Tantalum
3	1	C3	22 uF Tantalum
4	42	C4, C5, C10, C11, C12, C13, C14, C15, C16, C17, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C80, C102, C103, C105, C106, C107, C108, C109, C165, C166, C167, C168	0.1 uF
5	19	C78, C79, C89, C90, C100, C101, C111, C112, C159, C160, C161, C162, C163, C169, C170, C171, C172, C173, C174	.001 uF
6	3	C82, C104, C175	10 uF
7	1	C176	.01 uF
8	2	C177, C178	47 uF
9	14	D1, D3, D8, D9, D14, D15, D20, D21, D26, D29, D32, D35, D38, D77	LED Red
10	1	D2	Diode
11	16	D4, D5, D7, D10, D11, D13, D16, D17, D19, D22, D23, D25, D28, D31, D34, D37	LED Yellow
12	8	D6, D12, D18, D24, D27, D30, D33, D36	LED Green
13	2	FB2, FB1	
14	2	FM4, FM2	HP Fiber Module
15	16	JP1, JP2, JP8, JP13, JP14, JP20, JP50, JP51, JP52, JP53, JP54, JP55, JP56, JP57, JP69, JP71	Jumpers
16	1	J1	Connector RJ-45
17	1	J3	Con2
18	4	L3, L7, L11, L15	320 nH
19	4	L5, L6, L13, L14	1 uH
20	1	P1	Termblk
21	4	P4, P5, P6, P7	MII 40-pin Connector
22	2	R1, R261	
23	1	R2	22.1 kΩ 1%
24	78	R, 3R4, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R40, R41, R42, R43, R44, R45, R46, R4, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R102, R103, R104, R105, R106, R107, R108, R109, R123, R124, R125, R126, R127, R128, R129, R130, R357, R413, R414, R415	50Ω 1%
25	2	R5, R6	10k Ω
26	8	R38, R39, R59, R60, R100, R101, R121, R122	200Ω 1%
27	10	R48, R50, R51, R55, R56, R110, R112, R113, R117, R118	82Ω
28	10	R49, R52, R53, R54, R58, R111, R114, R115, R116, R120	130Ω



Table 10. LXT975A Bill of Materials

Item	Qty	Reference Designator	Description
29	40	R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R297, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301,	22Ω
30	4	R353, R354, R355, R356	75 Ω 1%
31	36	R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, 370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393	220Ω
32	19	R394, R395, R396, R397, R398,R399, R400, R301, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412	4.7 kΩ
33	2	S1, S2	Switch DIP-8
34	1	S3	Switch DIP-4
35	1	S4	Switch SPDT
36	1	U1	Quad Transceiver LXT975A
37	1	U4	IC - 74HCT08
38	1	U5	IC - 74HCT04
39	3	U6, U7, U8	IC - 74HCT164
40	8	U9, U10, U11, U12, U13, U14, U15, U16	IC - 74ABT244
41	1	T1	Quad Transformer HALO TG110-S462NX
42	1	Y1	Crystal Oscillator - 25 MHz



Figure 3. LXD975A






Figure 4. LEDs






Figure 5. Ports 0 and 1






Figure 6. Port 0 Analog Circuitry






Figure 7. Port 1 Analog Circuitry






Figure 8. Ports 2 and 3






Figure 9. Port 2 Analog Circuitry






Figure 10. Port 3 Analog Circuitry






Figure 11. LED Resistor Packs

